Searched refs:CLK_PERI_UART2 (Results 1 – 15 of 15) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | mt8135-clk.h | 146 #define CLK_PERI_UART2 8 macro
|
| A D | mediatek,mt6795-clk.h | 196 #define CLK_PERI_UART2 21 macro
|
| A D | mt8173-clk.h | 215 #define CLK_PERI_UART2 22 macro
|
| A D | mt2712-clk.h | 257 #define CLK_PERI_UART2 18 macro
|
| A D | mt2701-clk.h | 243 #define CLK_PERI_UART2 22 macro
|
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt8173-pericfg.c | 72 GATE_PERI0(CLK_PERI_UART2, "peri_uart2", "axi_sel", 21),
|
| A D | clk-mt6795-pericfg.c | 61 GATE_PERI(CLK_PERI_UART2, "peri_uart2", "axi_sel", 21),
|
| A D | clk-mt8135.c | 457 GATE_PERI0(CLK_PERI_UART2, "uart2_ck", "axi_sel", 24),
|
| A D | clk-mt2712.c | 903 GATE_PERI0(CLK_PERI_UART2, "per_uart2", "uart_sel", 22),
|
| A D | clk-mt2701.c | 834 GATE_PERI0(CLK_PERI_UART2, "uart2_ck", "axi_sel", 21),
|
| /linux/arch/arm/boot/dts/mediatek/ |
| A D | mt8135.dtsi | 244 clocks = <&pericfg CLK_PERI_UART2_SEL>, <&pericfg CLK_PERI_UART2>;
|
| A D | mt2701.dtsi | 279 clocks = <&pericfg CLK_PERI_UART2_SEL>, <&pericfg CLK_PERI_UART2>;
|
| A D | mt7623.dtsi | 403 <&pericfg CLK_PERI_UART2>;
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt6795.dtsi | 580 clocks = <&pericfg CLK_PERI_UART2_SEL>, <&pericfg CLK_PERI_UART2>;
|
| A D | mt8173.dtsi | 692 clocks = <&pericfg CLK_PERI_UART2_SEL>, <&pericfg CLK_PERI_UART2>;
|
Completed in 35 milliseconds