Searched refs:CLK_SCLK_UART0 (Results 1 – 24 of 24) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | exynos5410.h | 22 #define CLK_SCLK_UART0 128 macro
|
| A D | exynos5250.h | 43 #define CLK_SCLK_UART0 146 macro
|
| A D | exynos7-clk.h | 37 #define CLK_SCLK_UART0 3 macro
|
| A D | exynos4.h | 64 #define CLK_SCLK_UART0 151 macro
|
| A D | exynos5420.h | 29 #define CLK_SCLK_UART0 128 macro
|
| A D | exynos3250.h | 255 #define CLK_SCLK_UART0 247 macro
|
| A D | exynos5433.h | 431 #define CLK_SCLK_UART0 36 macro
|
| /linux/drivers/clk/samsung/ |
| A D | clk-exynos5410.c | 215 GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
|
| A D | clk-exynos5250.c | 494 GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
|
| A D | clk-exynos3250.c | 572 GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
|
| A D | clk-exynos7.c | 365 GATE(CLK_SCLK_UART0, "sclk_uart0", "dout_sclk_uart0",
|
| A D | clk-exynos4.c | 781 GATE(CLK_SCLK_UART0, "uclk0", "div_uart0", SRC_MASK_PERIL0, 0,
|
| A D | clk-exynos5420.c | 982 GATE(CLK_SCLK_UART0, "sclk_uart0", "dout_uart0",
|
| A D | clk-exynos5433.c | 1746 GATE(CLK_SCLK_UART0, "sclk_uart0", "sclk_uart0_peric",
|
| /linux/arch/arm/boot/dts/samsung/ |
| A D | exynos3250-artik5.dtsi | 410 assigned-clocks = <&cmu CLK_SCLK_UART0>;
|
| A D | exynos5410.dtsi | 340 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| A D | exynos3250-monk.dts | 458 assigned-clocks = <&cmu CLK_SCLK_UART0>;
|
| A D | exynos3250-rinato.dts | 669 assigned-clocks = <&cmu CLK_SCLK_UART0>;
|
| A D | exynos3250.dtsi | 683 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
| A D | exynos4.dtsi | 452 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| A D | exynos5250.dtsi | 1190 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| A D | exynos5420.dtsi | 1313 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| /linux/arch/arm64/boot/dts/exynos/ |
| A D | exynos7.dtsi | 211 <&clock_top0 CLK_SCLK_UART0>;
|
| A D | exynos5433.dtsi | 1424 <&cmu_peric CLK_SCLK_UART0>;
|
Completed in 749 milliseconds