Home
last modified time | relevance | path

Searched refs:CLK_TOP_SENINF (Results 1 – 11 of 11) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt6779-clk.h38 #define CLK_TOP_SENINF 28 macro
A Dmt8186-clk.h48 #define CLK_TOP_SENINF 29 macro
A Dmediatek,mt8188-clk.h59 #define CLK_TOP_SENINF 48 macro
A Dmt8195-clk.h65 #define CLK_TOP_SENINF 53 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8186-topckgen.c582 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF, "top_seninf",
A Dclk-mt8188-topckgen.c1069 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF, "top_seninf",
A Dclk-mt8195-topckgen.c1003 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF, "top_seninf",
A Dclk-mt6779.c732 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF, "seninf_sel", seninf_parents,
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8186.dtsi927 clocks = <&topckgen CLK_TOP_SENINF>,
1009 clocks = <&topckgen CLK_TOP_SENINF>,
A Dmt8188.dtsi1200 clocks = <&topckgen CLK_TOP_SENINF>,
A Dmt8195.dtsi815 clocks = <&topckgen CLK_TOP_SENINF>,

Completed in 35 milliseconds