Home
last modified time | relevance | path

Searched refs:CLK_TOP_SENINF_SEL (Results 1 – 4 of 4) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt6765-clk.h157 #define CLK_TOP_SENINF_SEL 122 macro
A Dmt8192-clk.h49 #define CLK_TOP_SENINF_SEL 37 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8192.c635 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF_SEL, "seninf_sel",
A Dclk-mt6765.c454 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF_SEL, "seninf_sel", seninf_parents,

Completed in 13 milliseconds