Searched refs:CLK_VPP1_SVPP2_MDP_RDMA (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/clk/mediatek/
A D	clk-mt8195-vpp1.c	43 GATE_VPP1_0(CLK_VPP1_SVPP2_MDP_RDMA, "vpp1_svpp2_mdp_rdma", "top_vpp", 10),
A D	clk-mt8188-vpp1.c	44 GATE_VPP1_0(CLK_VPP1_SVPP2_MDP_RDMA, "vpp1_svpp2_mdp_rdma", "top_vpp", 10),
/linux/include/dt-bindings/clock/
A D	mediatek,mt8188-clk.h	450 #define CLK_VPP1_SVPP2_MDP_RDMA 10 macro
A D	mt8195-clk.h	554 #define CLK_VPP1_SVPP2_MDP_RDMA 10 macro
/linux/arch/arm64/boot/dts/mediatek/
A D	mt8195.dtsi	2327 clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_RDMA>;

Completed in 21 milliseconds

Last Index update Fri Aug 22 08:59:00 CST 2025