Home
last modified time | relevance | path

Searched refs:CONTROL (Results 1 – 25 of 88) sorted by relevance

1234

/linux/net/devlink/
A Dtrap.c987 DEVLINK_TRAP(STP, CONTROL),
988 DEVLINK_TRAP(LACP, CONTROL),
989 DEVLINK_TRAP(LLDP, CONTROL),
1006 DEVLINK_TRAP(IPV4_BFD, CONTROL),
1007 DEVLINK_TRAP(IPV6_BFD, CONTROL),
1010 DEVLINK_TRAP(IPV4_BGP, CONTROL),
1011 DEVLINK_TRAP(IPV6_BGP, CONTROL),
1014 DEVLINK_TRAP(IPV4_PIM, CONTROL),
1015 DEVLINK_TRAP(IPV6_PIM, CONTROL),
1016 DEVLINK_TRAP(UC_LB, CONTROL),
[all …]
/linux/drivers/parport/
A Dparport_gsc.c83 s->u.pc.ctr = parport_readb (CONTROL (p)); in parport_gsc_save_state()
88 parport_writeb (s->u.pc.ctr, CONTROL (p)); in parport_gsc_restore_state()
147 parport_writeb (w, CONTROL (pb)); in parport_SPP_supported()
154 r = parport_readb (CONTROL (pb)); in parport_SPP_supported()
157 parport_writeb (w, CONTROL (pb)); in parport_SPP_supported()
158 r = parport_readb (CONTROL (pb)); in parport_SPP_supported()
159 parport_writeb (0xc, CONTROL (pb)); in parport_SPP_supported()
A Dparport_gsc.h47 #define CONTROL(p) ((p)->base + 0x2) macro
101 parport_writeb (ctr, CONTROL (p)); in __parport_gsc_frob_control()
A Dparport_pc.c259 outb(c, CONTROL(p)); in parport_pc_restore_state()
1430 outb(w, CONTROL(pb)); in parport_SPP_supported()
1437 r = inb(CONTROL(pb)); in parport_SPP_supported()
1440 outb(w, CONTROL(pb)); in parport_SPP_supported()
1441 r = inb(CONTROL(pb)); in parport_SPP_supported()
1442 outb(0xc, CONTROL(pb)); in parport_SPP_supported()
1502 outb(r, CONTROL(pb)); in parport_ECR_present()
1506 r = inb(CONTROL(pb)); in parport_ECR_present()
1521 outb(0xc, CONTROL(pb)); in parport_ECR_present()
1529 outb(0xc, CONTROL(pb)); in parport_ECR_present()
[all …]
/linux/drivers/clocksource/
A Dtimer-digicolor.c48 #define CONTROL(t) ((t)*8) macro
72 writeb(CONTROL_DISABLE, dt->base + CONTROL(dt->timer_id)); in dc_timer_disable()
78 writeb(CONTROL_ENABLE | mode, dt->base + CONTROL(dt->timer_id)); in dc_timer_enable()
180 writeb(CONTROL_DISABLE, dc_timer_dev.base + CONTROL(TIMER_B)); in digicolor_timer_init()
182 writeb(CONTROL_ENABLE, dc_timer_dev.base + CONTROL(TIMER_B)); in digicolor_timer_init()
/linux/include/linux/
A Dparport_pc.h15 #define CONTROL(p) ((p)->base + 0x2) macro
89 unsigned char dcr = inb (CONTROL (p)); in dump_parport_state()
103 dcr = i ? priv->ctr : inb (CONTROL (p)); in dump_parport_state()
144 outb (ctr, CONTROL (p)); in __parport_pc_frob_control()
/linux/sound/pci/
A Dens1370.c679 inl(ES_REG(ensoniq, CONTROL)); in snd_es1371_codec_read()
873 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_playback1_prepare()
892 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_playback1_prepare()
914 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_playback2_prepare()
932 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_playback2_prepare()
954 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_capture_prepare()
970 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_capture_prepare()
1421 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_es1371_spdif_put()
1687 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_control_put()
1818 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); in snd_ensoniq_create_gameport()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn31/
A Ddcn31_optc.c104 REG_UPDATE(CONTROL, in optc31_enable_crtc()
141 REG_UPDATE(CONTROL, in optc31_disable_crtc()
163 REG_UPDATE(CONTROL, in optc31_immediate_disable_crtc()
/linux/drivers/watchdog/
A Dmachzwd.c52 #define CONTROL 0x10 /* 16 */ macro
155 return zf_readw(CONTROL); in zf_get_control()
160 zf_writew(CONTROL, new); in zf_set_control()
/linux/drivers/bluetooth/
A Dbt3c_cs.c113 #define CONTROL 4 macro
349 iir = inb(iobase + CONTROL); in bt3c_interrupt()
370 outb(iir, iobase + CONTROL); in bt3c_interrupt()
524 outb(inb(iobase + CONTROL) | 0x40, iobase + CONTROL); in bt3c_load_firmware()
/linux/drivers/hwmon/
A Dadt7475.c31 CONTROL = 3, enumerator
801 data->pwm[CONTROL][sattr->index] = in pwm_store()
919 data->pwm[CONTROL][index] &= ~0xE0; in hw_set_pwm()
923 data->pwm[CONTROL][index]); in hw_set_pwm()
1756 data->pwm[CONTROL][cfg.index] = ret; in adt7475_fan_pwm_config()
1763 data->pwm[CONTROL][cfg.index] &= ~0xE0; in adt7475_fan_pwm_config()
1767 data->pwm[CONTROL][cfg.index]); in adt7475_fan_pwm_config()
2012 v = (data->pwm[CONTROL][index] >> 5) & 7; in adt7475_read_pwm()
2025 data->pwm[CONTROL][index] &= ~0xE0; in adt7475_read_pwm()
2026 data->pwm[CONTROL][index] |= (7 << 5); in adt7475_read_pwm()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn314/
A Ddcn314_optc.c114 REG_UPDATE(CONTROL, in optc314_enable_crtc()
141 REG_UPDATE(CONTROL, in optc314_disable_crtc()
/linux/Documentation/devicetree/bindings/timer/
A Dmarvell,orion-timer.txt5 - reg: base address of the timer register starting with TIMERS CONTROL register
/linux/Documentation/leds/
A Dleds-lm3556.rst23 CONTROL REGISTER(0x09).Flash mode is activated by the ENABLE REGISTER(0x0A),
50 In Torch Mode, the current source(LED) is programmed via the CURRENT CONTROL
/linux/drivers/media/usb/uvc/
A Duvc_ctrl.c1000 uvc_dbg(chain->dev, CONTROL, "Control 0x%08x not found\n", in uvc_find_control()
2162 uvc_dbg(dev, CONTROL, in uvc_ctrl_fill_xu_info()
2175 uvc_dbg(dev, CONTROL, in uvc_ctrl_fill_xu_info()
2183 uvc_dbg(dev, CONTROL, in uvc_ctrl_fill_xu_info()
2213 uvc_dbg(dev, CONTROL, in uvc_ctrl_init_xu_ctrl()
2244 uvc_dbg(chain->dev, CONTROL, "Extension unit %u not found\n", in uvc_xu_ctrl_query()
2260 uvc_dbg(chain->dev, CONTROL, "Control %pUl/%u not found\n", in uvc_xu_ctrl_query()
2504 uvc_dbg(dev, CONTROL, in uvc_ctrl_add_mapping()
2551 uvc_dbg(dev, CONTROL, in uvc_ctrl_add_mapping()
2562 uvc_dbg(dev, CONTROL, in uvc_ctrl_add_mapping()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_opp.h78 SRI(CONTROL, FMT_MEMORY, id)
82 SRI(CONTROL, FMT_MEMORY, id)
296 uint32_t CONTROL; member
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn32/
A Ddcn32_optc.c154 REG_UPDATE(CONTROL, in optc32_enable_crtc()
191 REG_UPDATE(CONTROL, in optc32_disable_crtc()
/linux/drivers/scsi/
A Daha1542.h29 #define CONTROL(base) STATUS(base) macro
/linux/drivers/net/ethernet/smsc/
A Dsmc9194.h104 #define CONTROL 12 macro
A Dsmc9194.c338 outw( inw( ioaddr + CONTROL ) | CTL_AUTO_RELEASE , ioaddr + CONTROL ); in smc_reset()
398 outw( inw( ioaddr + CONTROL ), CTL_POWERDOWN, ioaddr + CONTROL ); in smc_shutdown()
A Dsmc91c92_cs.c191 #define CONTROL 12 macro
553 outw((CTL_RELOAD | CTL_EE_SELECT), ioaddr + CONTROL); in mot_setup()
557 wait = ((CTL_RELOAD | CTL_STORE) & inw(ioaddr + CONTROL)); in mot_setup()
775 outw(0, ioaddr + CONTROL); in check_sig()
1105 outw(CTL_POWERDOWN, ioaddr + CONTROL ); in smc_close()
1336 outw(CTL_AUTO_RELEASE | 0x0000, ioaddr + CONTROL); in smc_eph_irq()
1338 ioaddr + CONTROL); in smc_eph_irq()
1664 ioaddr + CONTROL); in smc_reset()
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn10/
A Ddcn10_optc.c278 REG_UPDATE(CONTROL, in optc1_program_timing()
384 REG_UPDATE_2(CONTROL, in optc1_set_vtg_params()
388 REG_UPDATE(CONTROL, VTG0_VCOUNT_INIT, v_init); in optc1_set_vtg_params()
539 REG_UPDATE(CONTROL, in optc1_enable_crtc()
567 REG_UPDATE(CONTROL, in optc1_disable_crtc()
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn35/
A Ddcn35_optc.c121 REG_UPDATE(CONTROL, in optc35_enable_crtc()
158 REG_UPDATE(CONTROL, in optc35_disable_crtc()
/linux/Documentation/driver-api/backlight/
A Dlp855x-driver.rst44 Value of DEVICE CONTROL register.
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn401/
A Ddcn401_optc.c189 REG_UPDATE(CONTROL, in optc401_enable_crtc()
226 REG_UPDATE(CONTROL, in optc401_disable_crtc()

Completed in 60 milliseconds

1234