| /linux/drivers/scsi/aacraid/ |
| A D | aacraid.h | 1078 #define sa_readw(AEP, CSR) readl(&((AEP)->regs.sa->CSR)) argument
1079 #define sa_readl(AEP, CSR) readl(&((AEP)->regs.sa->CSR)) argument
1080 #define sa_writew(AEP, CSR, value) writew(value, &((AEP)->regs.sa->CSR)) argument
1081 #define sa_writel(AEP, CSR, value) writel(value, &((AEP)->regs.sa->CSR)) argument
1140 #define rx_readb(AEP, CSR) readb(&((AEP)->regs.rx->CSR)) argument
1141 #define rx_readl(AEP, CSR) readl(&((AEP)->regs.rx->CSR)) argument
1142 #define rx_writeb(AEP, CSR, value) writeb(value, &((AEP)->regs.rx->CSR)) argument
1158 #define rkt_readb(AEP, CSR) readb(&((AEP)->regs.rkt->CSR)) argument
1159 #define rkt_readl(AEP, CSR) readl(&((AEP)->regs.rkt->CSR)) argument
1206 #define src_readb(AEP, CSR) readb(&((AEP)->regs.src.bar0->CSR)) argument
[all …]
|
| /linux/Documentation/devicetree/bindings/gnss/ |
| A D | sirfstar.yaml | 16 by CSR (Cambridge Silicon Radio) and in 2012 the CSR GPS business was
17 acquired by Samsung, while some products remained with CSR. In 2014 CSR
|
| /linux/drivers/dma/ |
| A D | txx9dmac.c | 296 channel64_readl(dc, CSR)); in txx9dmac_dump_regs()
308 channel32_readl(dc, CSR)); in txx9dmac_dump_regs()
493 d->SAIR, d->DAIR, d->CCR, d->CSR); in txx9dmac_dump_desc()
519 channel_writel(dc, CSR, errors); in txx9dmac_handle_error()
545 csr = channel64_readl(dc, CSR); in txx9dmac_scan_descriptors()
546 channel64_writel(dc, CSR, csr); in txx9dmac_scan_descriptors()
549 csr = channel32_readl(dc, CSR); in txx9dmac_scan_descriptors()
550 channel32_writel(dc, CSR, csr); in txx9dmac_scan_descriptors()
611 csr = channel_readl(dc, CSR); in txx9dmac_chan_tasklet()
629 channel_readl(dc, CSR)); in txx9dmac_chan_interrupt()
[all …]
|
| A D | txx9dmac.h | 78 TXX9_DMA_REG32(CSR); /* Channel Status Register */
88 u32 CSR; member
|
| /linux/Documentation/devicetree/bindings/clock/ |
| A D | xgene.txt | 36 - reg : shall be a list of address and length pairs describing the CSR
49 - csr-offset : Offset to the CSR reset register from the reset address base.
51 - csr-mask : CSR reset mask bit. Default is 0xF.
54 - enable-mask : CSR enable mask bit. Default is 0xF.
55 - divider-offset : Offset to the divider CSR register from the divider base.
|
| /linux/Documentation/devicetree/bindings/mfd/ |
| A D | fsl,imx8qxp-csr.yaml | 14 Registers(CSR) module represents a set of miscellaneous registers of a
19 should consider all subnodes of the CSR module as separate child devices.
45 description: The possible child devices of the CSR module.
|
| /linux/Documentation/devicetree/bindings/phy/ |
| A D | fsl,imx8qm-hsio.yaml | 20 - description: HSIO control and status registers(CSR) of the PHY
21 - description: HSIO CSR of the controller bound to the PHY
22 - description: HSIO CSR for MISC
|
| A D | fsl,imx8qm-lvds-phy.yaml | 24 by Control and Status Registers(CSR) module in the SoC. The CSR
|
| /linux/Documentation/translations/zh_TW/arch/loongarch/ |
| A D | irq-chip-model.rst | 151 - CPUINTC：即《龍芯架構參考手冊卷一》第7.4節所描述的CSR.ECFG/CSR.ESTAT寄存器及其
|
| /linux/Documentation/devicetree/bindings/display/bridge/ |
| A D | fsl,imx8qxp-pxl2dpi.yaml | 19 The i.MX8qxp PXL2DPI is controlled by Control and Status Registers(CSR) module.
20 The CSR module, as a system controller, contains the PXL2DPI's configuration
|
| A D | fsl,imx8qxp-ldb.yaml | 15 The i.MX8qm/qxp LDB is controlled by Control and Status Registers(CSR) module.
16 The CSR module, as a system controller, contains the LDB's configuration
|
| /linux/Documentation/devicetree/bindings/net/pcs/ |
| A D | snps,dw-xpcs.yaml | 54 to the multiple 256 register sets. There is a special viewport CSR
56 the CSR address MMD+REG[20:8] is supposed to be written in there
66 each Clause 45 CSR is of 16-bits wide the access instructions must be
|
| /linux/Documentation/translations/zh_CN/arch/loongarch/ |
| A D | irq-chip-model.rst | 183 - CPUINTC：即《龙芯架构参考手册卷一》第7.4节所描述的CSR.ECFG/CSR.ESTAT寄存器及其
|
| /linux/drivers/soc/litex/ |
| A D | Kconfig | 15 LiteX CSR access and provides common litex_[read|write]*
|
| /linux/Documentation/devicetree/bindings/pci/ |
| A D | snps,dw-pcie.yaml | 105 Vendor-specific CSR names. Consider using the generic names above
108 - description: See native 'elbi/app' CSR region for details.
110 - description: See native 'atu' CSR region for details.
112 - description: Syscon-related CSR regions.
|
| A D | altr,msi-controller.yaml | 20 - description: CSR registers
|
| A D | snps,dw-pcie-ep.yaml | 99 Vendor-specific CSR names. Consider using the generic names above
102 - description: See native 'elbi/app' CSR region for details.
104 - description: See native 'atu' CSR region for details.
|
| /linux/Documentation/devicetree/bindings/soc/litex/ |
| A D | litex,soc-controller.yaml | 12 Its purpose is to verify LiteX CSR (Control&Status Register) access
|
| /linux/arch/arm/mach-omap1/ |
| A D | dma.c | 59 [CSR] = { 0x0006, 0x40, OMAP_DMA_REG_16BIT },
219 l = dma_read(CSR, lch); in omap1_clear_dma()
|
| /linux/Documentation/devicetree/bindings/net/ |
| A D | mscc,miim.yaml | 45 Bus (CSR) including VRAP slave.
|
| /linux/Documentation/devicetree/bindings/misc/ |
| A D | idt,89hpesx.yaml | 7 title: EEPROM / CSR SMBus-slave interface of IDT 89HPESx devices
|
| /linux/arch/arm/mach-omap2/ |
| A D | dma.c | 57 [CSR] = { 0x008c, 0x60, OMAP_DMA_REG_32BIT },
|
| /linux/Documentation/arch/loongarch/ |
| A D | irq-chip-model.rst | 181 - CPUINTC is CSR.ECFG/CSR.ESTAT and its interrupt controller described
|
| /linux/Documentation/devicetree/bindings/timer/ |
| A D | riscv,timer.yaml | 14 based on the time CSR defined by the RISC-V privileged specification. The
|
| /linux/Documentation/translations/zh_CN/arch/riscv/ |
| A D | boot.rst | 34 CSR 寄存器状态
|