Home
last modified time | relevance | path

Searched refs:ChannelPlan (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/staging/rtl8723bs/include/
A Dhal_com_phycfg.h106 void Hal_ChannelPlanToRegulation(struct adapter *Adapter, u16 ChannelPlan);
A Drtw_mlme.h182 u8 ChannelPlan; member
/linux/drivers/staging/rtl8712/
A Drtl871x_cmd.h319 enum _RT_CHANNEL_DOMAIN ChannelPlan; member
A Drtl871x_cmd.c246 psetchplanpara->ChannelPlan = chplan; in r8712_set_chplan_cmd()
/linux/drivers/staging/rtl8723bs/hal/
A Dhal_com_phycfg.c857 void Hal_ChannelPlanToRegulation(struct adapter *Adapter, u16 ChannelPlan) in Hal_ChannelPlanToRegulation() argument
862 switch (ChannelPlan) { in Hal_ChannelPlanToRegulation()
A Drtl8723b_hal_init.c2366 padapter->mlmepriv.ChannelPlan = hal_com_config_channel_plan( in Hal_EfuseParseChnlPlan_8723B()
2374 Hal_ChannelPlanToRegulation(padapter, padapter->mlmepriv.ChannelPlan); in Hal_EfuseParseChnlPlan_8723B()
/linux/drivers/staging/rtl8723bs/core/
A Drtw_mlme_ext.c332 static u8 init_channel_set(struct adapter *padapter, u8 ChannelPlan, struct rt_channel_info *channe… in init_channel_set() argument
340 if (ChannelPlan >= RT_CHANNEL_DOMAIN_MAX && ChannelPlan != RT_CHANNEL_DOMAIN_REALTEK_DEFINE) in init_channel_set()
345 if (ChannelPlan == RT_CHANNEL_DOMAIN_REALTEK_DEFINE) in init_channel_set()
348 Index2G = RTW_ChannelPlanMap[ChannelPlan].Index2G; in init_channel_set()
355 …if ((ChannelPlan == RT_CHANNEL_DOMAIN_GLOBAL_DOAMIN) ||/* Channel 1~11 is active, and 12~14 is pas… in init_channel_set()
356 (ChannelPlan == RT_CHANNEL_DOMAIN_GLOBAL_NULL)) { in init_channel_set()
361 } else if (ChannelPlan == RT_CHANNEL_DOMAIN_WORLD_WIDE_13 || in init_channel_set()
395 …pmlmeext->max_chan_nums = init_channel_set(padapter, pmlmepriv->ChannelPlan, pmlmeext->channel_set… in init_mlme_ext_priv()

Completed in 27 milliseconds