| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| A D | display_mode_vba_util_32.h | 338 bool DCCEnable[],
436 bool DCCEnable,
511 bool DCCEnable,
791 bool DCCEnable,
901 bool DCCEnable[],
952 bool DCCEnable[],
1039 bool DCCEnable[],
|
| A D | display_mode_vba_util_32.c | 1770 bool DCCEnable[], in dml32_CalculateSurfaceSizeInMall() argument
2018 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2092 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2221 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2260 bool DCCEnable, in dml32_CalculateVMAndRowBytes() argument
2368 if (DCCEnable != true) { in dml32_CalculateVMAndRowBytes()
2667 bool DCCEnable, in dml32_CalculateRowBandwidth() argument
4134 bool DCCEnable, in dml32_CalculateFlipSchedule() argument
4881 bool DCCEnable[], in dml32_CalculateMetaAndPTETimes() argument
5152 bool DCCEnable[], in dml32_CalculateVMGroupAndRequestTimes() argument
[all …]
|
| A D | display_mode_vba_32.c | 390 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
574 if (mode_lib->vba.DCCEnable[k]) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1056 mode_lib->vba.DCCEnable[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1298 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1349 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1392 mode_lib->vba.DCCEnable[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1556 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1620 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2654 mode_lib->vba.DCCEnable, in dml32_ModeSupportAndSystemConfigurationFull()
3284 …mmy_vars.dml32_ModeSupportAndSystemConfigurationFull.myPipe.DCCEnable = mode_lib->vba.DCCEnable[k]; in dml32_ModeSupportAndSystemConfigurationFull()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| A D | display_mode_vba_30.c | 183 bool DCCEnable,
227 bool DCCEnable,
260 bool DCCEnable,
318 bool DCCEnable[],
1659 bool DCCEnable, in CalculateVMAndRowBytes() argument
2446 myPipe.DCCEnable = v->DCCEnable[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2765 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2868 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2917 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3040 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| A D | display_mode_vba_21.c | 104 bool DCCEnable,
172 bool DCCEnable,
235 bool DCCEnable,
267 bool DCCEnable,
311 bool DCCEnable[],
657 bool DCCEnable, in CalculatePrefetchSchedule() argument
1260 bool DCCEnable, in CalculateVMAndRowBytes() argument
3129 bool DCCEnable, in CalculateActiveRowBandwidth() argument
3183 bool DCCEnable, in CalculateFlipSchedule() argument
5268 bool DCCEnable[], in CalculateWatermarksAndDRAMSpeedChangeSupport()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| A D | display_mode_vba_31.c | 200 bool DCCEnable,
240 bool DCCEnable,
410 bool DCCEnable[],
459 bool DCCEnable[],
518 bool DCCEnable[],
1793 bool DCCEnable, argument
2614 myPipe.DCCEnable = v->DCCEnable[k];
3020 v->DCCEnable,
3069 v->DCCEnable,
3252 v->DCCEnable,
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
| A D | display_mode_vba_314.c | 209 bool DCCEnable,
249 bool DCCEnable,
419 bool DCCEnable[],
468 bool DCCEnable[],
527 bool DCCEnable[],
1810 bool DCCEnable, argument
2633 myPipe.DCCEnable = v->DCCEnable[k];
3039 v->DCCEnable,
3088 v->DCCEnable,
3271 v->DCCEnable,
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| A D | display_mode_vba_20.c | 83 bool DCCEnable,
134 bool DCCEnable,
183 bool DCCEnable,
212 bool DCCEnable,
466 bool DCCEnable, in CalculatePrefetchSchedule()
589 } else if (DCCEnable) in CalculatePrefetchSchedule()
710 || DCCEnable) ? in CalculatePrefetchSchedule()
861 bool DCCEnable, in CalculateVMAndRowBytes() argument
898 if (DCCEnable == true) { in CalculateVMAndRowBytes()
3042 bool DCCEnable, in CalculateActiveRowBandwidth() argument
[all …]
|
| A D | display_mode_vba_20v2.c | 108 bool DCCEnable,
158 bool DCCEnable,
207 bool DCCEnable,
236 bool DCCEnable,
558 bool DCCEnable, in CalculatePrefetchSchedule() argument
649 } else if (DCCEnable) in CalculatePrefetchSchedule()
770 || DCCEnable) ? in CalculatePrefetchSchedule()
921 bool DCCEnable, in CalculateVMAndRowBytes() argument
958 if (DCCEnable == true) { in CalculateVMAndRowBytes()
3115 bool DCCEnable, in CalculateActiveRowBandwidth() argument
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/ |
| A D | display_mode_core.c | 234 dml_bool_t DCCEnable,
295 dml_bool_t DCCEnable,
328 dml_bool_t DCCEnable,
504 dml_bool_t DCCEnable[],
555 dml_bool_t DCCEnable[],
669 dml_bool_t DCCEnable[],
1909 dml_bool_t DCCEnable, in CalculateRowBandwidth() argument
1965 dml_bool_t DCCEnable, in CalculateFlipSchedule() argument
2449 dml_bool_t DCCEnable, in CalculateVMAndRowBytes() argument
6378 myPipe->DCCEnable = mode_lib->ms.cache_display_cfg.surface.DCCEnable[k]; in dml_prefetch_check()
[all …]
|
| A D | dml2_utils.c | 106 dml_surface_array->DCCEnable[dst_index] = dml_surface_array->DCCEnable[src_index]; in dml2_util_copy_dml_surface()
|
| A D | display_mode_core_structs.h | 417 dml_bool_t DCCEnable; member
535 dml_bool_t DCCEnable[__DML_NUM_PLANES__]; member
1511 dml_bool_t *DCCEnable; member
|
| A D | display_mode_util.c | 600 dml_print("DML: surface_cfg: plane=%d, DCCEnable = %d\n", i, surface->DCCEnable[i]); in dml_print_dml_display_cfg_surface()
|
| A D | dml2_translation_helper.c | 856 out->DCCEnable[location] = false; in populate_dummy_dml_surface_cfg()
875 out->DCCEnable[location] = in->dcc.enable; in populate_dml_surface_cfg_from_plane_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| A D | display_mode_structs.h | 117 bool DCCEnable; member
|
| A D | display_mode_vba.h | 478 bool DCCEnable[DC__NUM_DPP__MAX]; member
|
| A D | display_mode_vba.c | 609 mode_lib->vba.DCCEnable[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/ |
| A D | dml2_core_shared_types.h | 122 bool DCCEnable; member
1260 bool DCCEnable; member
|
| A D | dml2_core_shared.c | 168 bool DCCEnable,
2312 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml2_core_shared_mode_support()
4343 if (!p->DCCEnable || !p->mrq_present) { in CalculateVMAndRowBytes()
4388 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->DCCEnable); in CalculateVMAndRowBytes()
4614 bool DCCEnable, in CalculateRowBandwidth() argument
4631 if (!DCCEnable || !mrq_present) { in CalculateRowBandwidth()
5583 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
5661 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
5835 p->myPipe[k].DCCEnable, in CalculateVMRowAndSwath()
7581 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->myPipe->DCCEnable); in CalculatePrefetchSchedule()
[all …]
|
| A D | dml2_core_dcn4_calcs.c | 1667 if (!p->DCCEnable || !p->mrq_present) { in CalculateVMAndRowBytes()
1712 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->DCCEnable); in CalculateVMAndRowBytes()
1937 bool DCCEnable, in CalculateRowBandwidth() argument
1954 if (!DCCEnable || !mrq_present) { in CalculateRowBandwidth()
2913 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
2991 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
3169 p->myPipe[k].DCCEnable, in CalculateVMRowAndSwath()
5106 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->myPipe->DCCEnable); in CalculatePrefetchSchedule()
8668 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml_core_mode_support()
10787 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml_core_mode_programming()
[all …]
|