Home
last modified time | relevance | path

Searched refs:DCFCLKState (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddcn30_fpu.c387 double dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][maxMpcComb]; in dcn30_fpu_calculate_wm_and_dlg()
420 dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vba.maxMpcComb]; in dcn30_fpu_calculate_wm_and_dlg()
A Ddisplay_mode_vba_30.c4639 v->DCFCLKState[i][j] = v->DCFCLKPerState[i]; in dml30_ModeSupportAndSystemConfigurationFull()
4650 if (v->DCFCLKState[i][j] < mode_lib->soc.min_dcfclk) { in dml30_ModeSupportAndSystemConfigurationFull()
4651 v->DCFCLKState[i][j] = mode_lib->soc.min_dcfclk; in dml30_ModeSupportAndSystemConfigurationFull()
4661 v->ReturnBusWidth * v->DCFCLKState[i][j], in dml30_ModeSupportAndSystemConfigurationFull()
4679 …> (v->RoundTripPingLatencyCycles + 32) / v->DCFCLKState[i][j] + ReorderingBytes / v->ReturnBWPerSt… in dml30_ModeSupportAndSystemConfigurationFull()
4738 v->DCFCLKState[i][j], in dml30_ModeSupportAndSystemConfigurationFull()
5027 v->DCFCLKState[i][j], in dml30_ModeSupportAndSystemConfigurationFull()
5181 v->DCFCLK = v->DCFCLKState[v->VoltageLevel][MaximumMPCCombine]; in dml30_ModeSupportAndSystemConfigurationFull()
6632 …v->DCFCLKState[i][j] = dml_min(v->DCFCLKPerState[i], 1.05 * (1 + mode_lib->vba.PercentMarginOverMi… in UseMinimumDCFCLK()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
A Ddisplay_mode_vba_32.c2993 mode_lib->vba.DCFCLKState[i][j] = mode_lib->vba.DCFCLKPerState[i]; in dml32_ModeSupportAndSystemConfigurationFull()
3110 mode_lib->vba.DCFCLKState); in dml32_ModeSupportAndSystemConfigurationFull()
3116 mode_lib->vba.HostVMEnable, mode_lib->vba.DCFCLKState[i][j], in dml32_ModeSupportAndSystemConfigurationFull()
3127 / mode_lib->vba.DCFCLKState[i][j] in dml32_ModeSupportAndSystemConfigurationFull()
3147 dml_min3(mode_lib->vba.ReturnBusWidth * mode_lib->vba.DCFCLKState[i][j] in dml32_ModeSupportAndSystemConfigurationFull()
3230 mode_lib->vba.DCFCLKState[i][j], mode_lib->vba.FabricClockPerState[i], in dml32_ModeSupportAndSystemConfigurationFull()
3240 mode_lib->vba.DCFCLKState[i][j], mode_lib->vba.TotalNumberOfActiveDPP[i][j], in dml32_ModeSupportAndSystemConfigurationFull()
3320 …(v->DRAMSpeedPerState[i] <= MEM_STROBE_FREQ_MHZ || v->DCFCLKState[i][j] <= DCFCLK_FREQ_EXTRA_PREFE… in dml32_ModeSupportAndSystemConfigurationFull()
3588 v->DCFCLKState[i][j], in dml32_ModeSupportAndSystemConfigurationFull()
3732 mode_lib->vba.DCFCLK = mode_lib->vba.DCFCLKState[mode_lib->vba.VoltageLevel][MaximumMPCCombine]; in dml32_ModeSupportAndSystemConfigurationFull()
A Ddisplay_mode_vba_util_32.h644 double DCFCLKState[][2]);
A Ddcn32_fpu.c479 …unsigned int dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vba.maxMpcCo… in dcn32_set_phantom_stream_timing()
2305 …double dcfclk_from_validation = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vb… in dcn32_calculate_wm_and_dlg_fpu()
2394 …dcfclk_from_fw_based_mclk_switching = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.… in dcn32_calculate_wm_and_dlg_fpu()
A Ddisplay_mode_vba_util_32.c2974 double DCFCLKState[][2]) in dml32_UseMinimumDCFCLK()
3142 DCFCLKState[i][j] = dml_min(DCFCLKPerState[i], 1.05 * in dml32_UseMinimumDCFCLK()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddisplay_mode_vba_31.c2007 v->ReturnBusWidth * v->DCFCLKState[v->VoltageLevel][v->maxMpcComb],
5029 v->DCFCLKState[i][j] = v->DCFCLKPerState[i];
5039 v->ReturnBusWidth * v->DCFCLKState[i][j],
5061 …> (v->RoundTripPingLatencyCycles + __DML_ARB_TO_RET_DELAY__) / v->DCFCLKState[i][j] + ReorderingBy…
5080 v->ReturnBusWidth * v->DCFCLKState[i][j],
5134 v->ReturnBusWidth * v->DCFCLKState[i][j],
5145 v->DCFCLKState[i][j],
5350 v->DCFCLKState[i][j],
5536 v->DCFCLK = v->DCFCLKState[v->VoltageLevel][MaximumMPCCombine];
7183 …v->DCFCLKState[i][j] = dml_min(v->DCFCLKPerState[i], 1.05 * dml_max(DCFCLKRequiredForAverageBandwi…
A Ddcn31_fpu.c489 double dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vba.maxMpcComb]; in dcn31_calculate_wm_and_dlg_fp()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
A Ddisplay_mode_vba_314.c2024 v->ReturnBusWidth * v->DCFCLKState[v->VoltageLevel][v->maxMpcComb],
5115 v->DCFCLKState[i][j] = v->DCFCLKPerState[i];
5125 v->ReturnBusWidth * v->DCFCLKState[i][j],
5147 …> (v->RoundTripPingLatencyCycles + __DML_ARB_TO_RET_DELAY__) / v->DCFCLKState[i][j] + ReorderingBy…
5166 v->ReturnBusWidth * v->DCFCLKState[i][j],
5220 v->ReturnBusWidth * v->DCFCLKState[i][j],
5231 v->DCFCLKState[i][j],
5436 v->DCFCLKState[i][j],
5630 v->DCFCLK = v->DCFCLKState[v->VoltageLevel][MaximumMPCCombine];
7271 …v->DCFCLKState[i][j] = dml_min(v->DCFCLKPerState[i], 1.05 * dml_max(DCFCLKRequiredForAverageBandwi…
/linux/drivers/gpu/drm/amd/display/dc/dml2/
A Ddisplay_mode_core_structs.h770 …dml_float_t DCFCLKState[2]; /// <brief recommended DCFCLK freq; calculated by DML. If UseMinimumRe… member
1268 dml_float_t *DCFCLKState; member
A Ddisplay_mode_core.c4704 …p->DCFCLKState[j] = dml_min(p->DCFCLKPerState, 1.05 * dml_max(s->DCFCLKRequiredForAverageBandwidth… in UseMinimumDCFCLK()
6311 mode_lib->ms.DCFCLKState[j], in dml_prefetch_check()
6322 mode_lib->ms.DCFCLKState[j], in dml_prefetch_check()
6652 CalculateWatermarks_params->DCFCLK = mode_lib->ms.DCFCLKState[j]; in dml_prefetch_check()
7902 mode_lib->ms.DCFCLKState[j] = mode_lib->ms.state.dcfclk_mhz; in dml_core_mode_support()
8005 UseMinimumDCFCLK_params->DCFCLKState = mode_lib->ms.DCFCLKState; in dml_core_mode_support()
8014 …mode_lib->ms.cache_display_cfg.plane.HostVMEnable, mode_lib->ms.DCFCLKState[j], mode_lib->ms.state… in dml_core_mode_support()
8024 …(mode_lib->ms.soc.round_trip_ping_latency_dcfclk_cycles + 32) / mode_lib->ms.DCFCLKState[j] + s->R… in dml_core_mode_support()
8039 …h[j] = dml_min3(mode_lib->ms.soc.return_bus_width_bytes * mode_lib->ms.DCFCLKState[j] * mode_lib->… in dml_core_mode_support()
8237 mode_lib->ms.DCFCLK = mode_lib->ms.DCFCLKState[mode_lib->ms.support.MaximumMPCCombine]; in dml_core_mode_support()
/linux/drivers/gpu/drm/amd/display/dc/dml/
A Ddisplay_mode_vba.h600 double DCFCLKState[DC__VOLTAGE_STATES][2]; member

Completed in 115 milliseconds