Home
last modified time | relevance | path

Searched refs:DCN_BASE__INST0_SEG0 (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dmub/src/
A Ddmub_dcn315.c33 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Ddmub_dcn316.c33 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Ddmub_dcn314.c33 #define DCN_BASE__INST0_SEG0 0x00000012 macro
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn315/
A Dhw_factory_dcn315.c45 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Dhw_translate_dcn315.c38 #define DCN_BASE__INST0_SEG0 0x00000012 macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn315/
A Dirq_service_dcn315.c38 #define DCN_BASE__INST0_SEG0 0x00000012 macro
/linux/drivers/gpu/drm/amd/include/
A Dnavi10_ip_offset.h267 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Ddimgrey_cavefish_ip_offset.h361 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Dsienna_cichlid_ip_offset.h368 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Dbeige_goby_ip_offset.h439 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Drenoir_ip_offset.h1367 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Dvega10_ip_offset.h303 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Dvangogh_ip_offset.h450 #define DCN_BASE__INST0_SEG0 0x00000012 macro
A Dyellow_carp_offset.h385 #define DCN_BASE__INST0_SEG0 0x00000012 macro
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
A Ddcn316_resource.c94 #define DCN_BASE__INST0_SEG0 0x00000012 macro
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
A Ddcn315_resource.c96 #define DCN_BASE__INST0_SEG0 0x00000012 macro

Completed in 66 milliseconds