Searched refs:DMA_CHAN_CONTROL (Results 1 – 5 of 5) sorted by relevance
| /linux/drivers/net/ethernet/stmicro/stmmac/ |
| A D | dwmac_lib.c | 65 u32 value = readl(ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_start_tx()
67 writel(value, ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_start_tx()
72 u32 value = readl(ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_stop_tx()
74 writel(value, ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_stop_tx()
80 u32 value = readl(ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_start_rx()
82 writel(value, ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_start_rx()
87 u32 value = readl(ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_stop_rx()
89 writel(value, ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac_dma_stop_rx()
|
| A D | dwmac1000_dma.c | 158 u32 csr6 = readl(ioaddr + DMA_CHAN_CONTROL(channel)); in dwmac1000_dma_operation_mode_rx()
180 writel(csr6, ioaddr + DMA_CHAN_CONTROL(channel)); in dwmac1000_dma_operation_mode_rx()
187 u32 csr6 = readl(ioaddr + DMA_CHAN_CONTROL(channel)); in dwmac1000_dma_operation_mode_tx()
214 writel(csr6, ioaddr + DMA_CHAN_CONTROL(channel)); in dwmac1000_dma_operation_mode_tx()
|
| A D | dwmac4_dma.c | 126 value = readl(ioaddr + DMA_CHAN_CONTROL(dwmac4_addrs, chan)); in dwmac4_dma_init_channel()
129 writel(value, ioaddr + DMA_CHAN_CONTROL(dwmac4_addrs, chan)); in dwmac4_dma_init_channel()
144 value = readl(ioaddr + DMA_CHAN_CONTROL(dwmac4_addrs, chan)); in dwmac410_dma_init_channel()
148 writel(value, ioaddr + DMA_CHAN_CONTROL(dwmac4_addrs, chan)); in dwmac410_dma_init_channel()
200 reg_space[DMA_CHAN_CONTROL(default_addrs, channel) / 4] = in _dwmac4_dump_dma_regs()
201 readl(ioaddr + DMA_CHAN_CONTROL(dwmac4_addrs, channel)); in _dwmac4_dump_dma_regs()
537 value = readl(ioaddr + DMA_CHAN_CONTROL(dwmac4_addrs, chan)); in dwmac4_enable_sph()
542 writel(value, ioaddr + DMA_CHAN_CONTROL(dwmac4_addrs, chan)); in dwmac4_enable_sph()
|
| A D | dwmac_dma.h | 43 #define DMA_CHAN_CONTROL(chan) dma_chan_base_addr(DMA_CONTROL, chan) macro
|
| A D | dwmac4_dma.h | 114 #define DMA_CHAN_CONTROL(addrs, x) dma_chanx_base_addr(addrs, x) macro
|
Completed in 8 milliseconds