| /linux/drivers/gpu/drm/amd/display/dmub/src/ |
| A D | dmub_dcn315.h | 32 DMUB_SF(DMCUB_CNTL, DMCUB_ENABLE) \
33 DMUB_SF(DMCUB_CNTL, DMCUB_TRACEPORT_EN) \
34 DMUB_SF(DMCUB_CNTL2, DMCUB_SOFT_RESET) \
35 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET) \
36 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_MEM_UNIT_ID) \
37 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET_STATUS) \
58 DMUB_SF(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE) \
59 DMUB_SF(MMHUBBUB_SOFT_RESET, DMUIF_SOFT_RESET) \
60 DMUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE) \
61 DMUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET) \
[all …]
|
| A D | dmub_dcn401.h | 130 DMUB_SF(DMCUB_CNTL, DMCUB_ENABLE) \
131 DMUB_SF(DMCUB_CNTL, DMCUB_TRACEPORT_EN) \
132 DMUB_SF(DMCUB_CNTL2, DMCUB_SOFT_RESET) \
133 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET) \
134 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_MEM_UNIT_ID) \
158 DMUB_SF(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE) \
160 DMUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE) \
161 DMUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET) \
162 DMUB_SF(DMCUB_INBOX0_WPTR, DMCUB_INBOX0_WPTR) \
184 #undef DMUB_SF
[all …]
|
| A D | dmub_dcn35.h | 134 DMUB_SF(DMCUB_CNTL, DMCUB_ENABLE) \
135 DMUB_SF(DMCUB_CNTL, DMCUB_TRACEPORT_EN) \
136 DMUB_SF(DMCUB_CNTL2, DMCUB_SOFT_RESET) \
137 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET) \
138 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_MEM_UNIT_ID) \
162 DMUB_SF(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE) \
164 DMUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE) \
165 DMUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET) \
170 DMUB_SF(DMCUB_CNTL, DMCUB_PWAIT_MODE_STATUS) \
185 #undef DMUB_SF
[all …]
|
| A D | dmub_dcn20.h | 122 DMUB_SF(DMCUB_CNTL, DMCUB_ENABLE) \
123 DMUB_SF(DMCUB_CNTL, DMCUB_SOFT_RESET) \
124 DMUB_SF(DMCUB_CNTL, DMCUB_TRACEPORT_EN) \
125 DMUB_SF(DMCUB_MEM_CNTL, DMCUB_MEM_READ_SPACE) \
127 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET) \
128 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_MEM_UNIT_ID) \
150 DMUB_SF(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE) \
152 DMUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE) \
153 DMUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET) \
166 #undef DMUB_SF
[all …]
|
| A D | dmub_dcn31.h | 122 DMUB_SF(DMCUB_CNTL, DMCUB_ENABLE) \
123 DMUB_SF(DMCUB_CNTL, DMCUB_TRACEPORT_EN) \
124 DMUB_SF(DMCUB_CNTL2, DMCUB_SOFT_RESET) \
125 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET) \
126 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_MEM_UNIT_ID) \
148 DMUB_SF(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE) \
150 DMUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE) \
151 DMUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET) \
155 DMUB_SF(DMCUB_CNTL, DMCUB_PWAIT_MODE_STATUS)
167 #undef DMUB_SF
[all …]
|
| A D | dmub_dcn32.h | 132 DMUB_SF(DMCUB_CNTL, DMCUB_ENABLE) \
133 DMUB_SF(DMCUB_CNTL, DMCUB_TRACEPORT_EN) \
134 DMUB_SF(DMCUB_CNTL2, DMCUB_SOFT_RESET) \
135 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET) \
136 DMUB_SF(DMCUB_SEC_CNTL, DMCUB_MEM_UNIT_ID) \
158 DMUB_SF(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE) \
160 DMUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE) \
161 DMUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET) \
162 DMUB_SF(DMCUB_INBOX0_WPTR, DMCUB_INBOX0_WPTR) \
177 #undef DMUB_SF
[all …]
|
| A D | dmub_dcn21.c | 48 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
50 #undef DMUB_SF
52 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
54 #undef DMUB_SF
|
| A D | dmub_dcn301.c | 48 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
50 #undef DMUB_SF
52 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
54 #undef DMUB_SF
|
| A D | dmub_dcn302.c | 48 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
50 #undef DMUB_SF
52 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
54 #undef DMUB_SF
|
| A D | dmub_dcn303.c | 49 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
51 #undef DMUB_SF
53 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
55 #undef DMUB_SF
|
| A D | dmub_dcn315.c | 55 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
57 #undef DMUB_SF
59 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
61 #undef DMUB_SF
|
| A D | dmub_dcn316.c | 55 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
57 #undef DMUB_SF
59 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
61 #undef DMUB_SF
|
| A D | dmub_dcn314.c | 55 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
57 #undef DMUB_SF
59 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
61 #undef DMUB_SF
|
| A D | dmub_dcn351.c | 26 #define DMUB_SF(reg, field) REG_STRUCT->mask.reg##__##field = FD_MASK(reg, field); in dmub_srv_dcn351_regs_init() macro
28 #undef DMUB_SF in dmub_srv_dcn351_regs_init()
30 #define DMUB_SF(reg, field) REG_STRUCT->shift.reg##__##field = FD_SHIFT(reg, field); in dmub_srv_dcn351_regs_init() macro
32 #undef DMUB_SF in dmub_srv_dcn351_regs_init()
|
| A D | dmub_dcn30.c | 49 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
51 #undef DMUB_SF
53 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
55 #undef DMUB_SF
|
| A D | dmub_dcn20.c | 49 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
51 #undef DMUB_SF
53 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
55 #undef DMUB_SF
|
| A D | dmub_dcn31.c | 47 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
49 #undef DMUB_SF
51 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
53 #undef DMUB_SF
|
| A D | dmub_dcn32.c | 51 #define DMUB_SF(reg, field) REG_STRUCT->mask.reg##__##field = FD_MASK(reg, field); in dmub_srv_dcn32_regs_init() macro
53 #undef DMUB_SF in dmub_srv_dcn32_regs_init()
55 #define DMUB_SF(reg, field) REG_STRUCT->shift.reg##__##field = FD_SHIFT(reg, field); in dmub_srv_dcn32_regs_init() macro
57 #undef DMUB_SF in dmub_srv_dcn32_regs_init()
|
| A D | dmub_dcn35.c | 49 #define DMUB_SF(reg, field) REG_STRUCT->mask.reg##__##field = FD_MASK(reg, field); in dmub_srv_dcn35_regs_init() macro
51 #undef DMUB_SF in dmub_srv_dcn35_regs_init()
53 #define DMUB_SF(reg, field) REG_STRUCT->shift.reg##__##field = FD_SHIFT(reg, field); in dmub_srv_dcn35_regs_init() macro
55 #undef DMUB_SF in dmub_srv_dcn35_regs_init()
|
| A D | dmub_dcn401.c | 27 #define DMUB_SF(reg, field) FD_MASK(reg, field), macro
29 #undef DMUB_SF
31 #define DMUB_SF(reg, field) FD_SHIFT(reg, field), macro
33 #undef DMUB_SF
|