Home
last modified time | relevance | path

Searched refs:DSR (Results 1 – 25 of 29) sorted by relevance

12

/linux/drivers/rtc/
A Drtc-imxdi.c325 di_write_busy_wait(imxdi, DSR_NVF, DSR); in di_handle_invalid_state()
327 di_write_busy_wait(imxdi, DSR_TCO, DSR); in di_handle_invalid_state()
377 DSR_MCO | DSR_TCO), DSR); in di_handle_invalid_and_failure_state()
379 dsr = readl(imxdi->ioaddr + DSR); in di_handle_invalid_and_failure_state()
391 di_write_busy_wait(imxdi, DSR_SVF, DSR); in di_handle_invalid_and_failure_state()
394 dsr = readl(imxdi->ioaddr + DSR); in di_handle_invalid_and_failure_state()
415 dsr = readl(imxdi->ioaddr + DSR); in di_handle_state()
479 writel(DSR_WEF, imxdi->ioaddr + DSR); in clear_write_error()
562 dsr = readl(imxdi->ioaddr + DSR); in dryice_rtc_set_time()
667 dsr = readl(imxdi->ioaddr + DSR); in dryice_irq()
[all …]
/linux/drivers/net/wan/
A Dhd64570.h130 #define DSR 0x10 /* DMA Status */ macro
131 #define DSR_RX(node) (DSR + (node ? DMAC1RX_OFFSET : DMAC0RX_OFFSET))
132 #define DSR_TX(node) (DSR + (node ? DMAC1TX_OFFSET : DMAC0TX_OFFSET))
/linux/Documentation/ABI/testing/
A Dsysfs-class-led-trigger-tty38 DSR = Data Set Ready
41 If set to 0 (default), the LED will not evaluate DSR.
42 If set to 1, the LED will evaluate DSR.
/linux/arch/arm/boot/dts/ti/omap/
A Dam335x-netcom-plus-2xx.dts28 AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* DSR */
41 AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7) /* DSR */
A Dam335x-baltos-ir3220.dts34 …3XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
47 …3XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_ad13.gpio1[13] DSR */
A Dam335x-baltos-ir5221.dts42 …3XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
55 …3XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_ad13.gpio1[13] DSR */
A Dam335x-baltos-ir2110.dts28 …3XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
/linux/arch/mips/boot/dts/cavium-octeon/
A Ddlink_dsr-500n.dts3 * Device tree source for D-Link DSR-500N.
A Ddlink_dsr-500n-1000n.dtsi3 * Device tree source for D-Link DSR-500N/1000N (common parts).
A Ddlink_dsr-1000n.dts3 * Device tree source for D-Link DSR-1000N.
/linux/Documentation/usb/
A Diuu_phoenix.rst44 0=none, 1=CD, 2=!CD, 3=DSR, 4=!DSR, 5=CTS, 6=!CTS, 7=RING, 8=!RING (int)
A Dusb-serial.rst340 Queries of inputs (CTS,DSR,CD,RI) show the last
456 implemented. Support for finding out about DSR and CTS line status is
/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
A Dserial.txt14 CTS, RTS, DCD, DSR, DTR, and RI.
/linux/Documentation/devicetree/bindings/serial/
A Dcirrus,clps711x-uart.txt11 - {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD
A Dserial.yaml44 the UART's DSR line.
/linux/arch/arm/boot/dts/nxp/imx/
A Dimx6dl-eckelmann-ci4x10.dts241 MX6QDL_PAD_EIM_D25__GPIO3_IO25 0x0001b010 /* DSR */
253 MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x0001b010 /* DSR */
A Dimx6ull-colibri.dtsi613 MX6UL_PAD_LCD_DATA18__GPIO3_IO23 0x10b0 /* SODIMM 29 / DSR */
A Dimx7-colibri.dtsi1139 MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7 0x14 /* SODIMM 29 / DSR */
A Dimx6qdl-apalis.dtsi1260 /* Additional DTR, DSR, DCD */
/linux/Documentation/arch/arm/sa1100/
A Dassabet.rst253 Radio: TX, RX, CTS, DSR, DCD, RI
255 - COM: TX, RX, CTS, DSR, DCD, RTS, DTR, PM
294 - COM1,2: TX, RX, CTS, DSR, DCD, RTS, DTR
/linux/drivers/tty/
A Dnozomi.c225 unsigned int DSR:1; member
280 unsigned int DSR:1; member
927 if (old_ctrl.DSR != ctrl_dl.DSR) in receive_flow_control()
1648 | (ctrl_dl->DSR ? TIOCM_DSR : 0) in ntty_tiocmget()
/linux/drivers/dma/dw/
A Dregs.h52 DW_REG(DSR);
/linux/arch/arm/boot/dts/gemini/
A Dgemini-dlink-dir-685.dts113 /* Collides with LPC_LAD[2], UART DSR, SSP ECLK pins */
/linux/Documentation/devicetree/bindings/mmc/
A Dmmc-controller.yaml237 Value the card Driver Stage Register (DSR) should be programmed
/linux/arch/arm64/boot/dts/freescale/
A Dimx8mm-venice-gw7902.dts989 MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4 0x140 /* DSR */

Completed in 48 milliseconds

12