| /linux/Documentation/devicetree/bindings/fpga/ |
| A D | fpga-region.yaml | 7 title: FPGA Region
17 - FPGA Region
25 FPGA Regions represent FPGA's and partial reconfiguration regions of FPGA's in
64 FPGA Bridge
65 * FPGA Bridges gate bus signals between a host and FPGA.
68 * FPGA bridges may be actual hardware or soft logic on an FPGA.
79 FPGA Manager
119 2. Program the FPGA using the FPGA manager.
128 FPGA Region
131 FPGA Regions represent FPGA's and FPGA PR regions in the device tree. An FPGA
[all …]
|
| A D | altera-socfpga-fpga-mgr.txt | 1 Altera SOCFPGA FPGA Manager
6 - The first index is for FPGA manager register access.
7 - The second index is for writing FPGA configuration data.
8 - interrupts : interrupt for the FPGA Manager device.
|
| A D | altera-socfpga-a10-fpga-mgr.txt | 1 Altera SOCFPGA Arria10 FPGA Manager
6 - The first index is for FPGA manager register access.
7 - The second index is for writing FPGA configuration data.
|
| A D | lattice-machxo2-spi.txt | 1 Lattice MachXO2 Slave SPI FPGA Manager
10 - reg: spi chip select of the FPGA
12 Example for full FPGA configuration:
|
| A D | lattice,sysconfig.yaml | 7 title: Lattice Slave SPI sysCONFIG FPGA manager
13 Lattice sysCONFIG port, which is used for FPGA configuration, among others,
18 format into FPGA's SRAM configuration memory.
37 Indicates that the FPGA is ready to be configured.
|
| /linux/drivers/fpga/ |
| A D | Kconfig | 6 menuconfig FPGA config
10 kernel. The FPGA framework adds an FPGA manager class and FPGA
13 if FPGA
75 FPGA manager driver support for Xilinx FPGA configuration
83 FPGA manager driver support for Xilinx FPGA configuration
103 FPGA manager driver support for the Altera Cyclone II FPGA
149 FPGA Region common code. An FPGA Region controls an FPGA Manager
151 region of an FPGA or a whole FPGA.
197 Say Y to enable FPGA Bridge driver for FPGA Management Engine.
203 Say Y to enable FPGA Region driver for FPGA Management Engine.
[all …]
|
| /linux/Documentation/driver-api/fpga/ |
| A D | intro.rst | 4 The FPGA subsystem supports reprogramming FPGAs dynamically under
5 Linux. Some of the core intentions of the FPGA subsystems are:
7 * The FPGA subsystem is vendor agnostic.
9 * The FPGA subsystem separates upper layers (userspace interfaces and
11 FPGA.
23 FPGA Manager
26 If you are adding a new FPGA or a new method of programming an FPGA,
32 FPGA Bridge
35 FPGA Bridges prevent spurious signals from going out of an FPGA or a
43 FPGA Region
[all …]
|
| A D | fpga-programming.rst | 1 In-kernel API for FPGA Programming
8 FPGA manager, bridge, and regions. The actual function used to
9 trigger FPGA programming is fpga_region_program_fpga().
12 the FPGA manager and bridges. It will:
15 * lock the mutex of the region's FPGA manager
26 How to program an FPGA using a region
29 When the FPGA region driver probed, it was given a pointer to an FPGA manager
84 API for programming an FPGA
87 * fpga_region_program_fpga() - Program an FPGA
95 FPGA Manager flags
[all …]
|
| A D | fpga-region.rst | 1 FPGA Region
7 This document is meant to be a brief overview of the FPGA region API usage. A
12 an FPGA Manager and a bridge (or bridges) with a reprogrammable region of an
13 FPGA or the whole FPGA. The API provides a way to register a region and to
24 * which FPGA manager to use to do the programming
37 How to add a new FPGA region
45 API to add a new FPGA region
48 * struct fpga_region - The FPGA region struct
54 * fpga_region_unregister() - Unregister an FPGA region
59 The FPGA region's probe function will need to get a reference to the FPGA
[all …]
|
| A D | fpga-mgr.rst | 1 FPGA Manager
7 The FPGA manager core exports a set of functions for programming an FPGA with
11 it's just binary data. The FPGA manager core won't parse it.
23 How to support a new FPGA device
53 mgr = fpga_mgr_register(dev, "Altera SOCFPGA FPGA Manager",
109 whole FPGA image or may be a smaller chunk of an FPGA image. In the latter
117 to put the FPGA into operating mode.
123 API for implementing a new FPGA Manager driver
127 * struct fpga_manager - the FPGA manager struct
128 * struct fpga_manager_ops - Low level FPGA manager driver ops
[all …]
|
| A D | fpga-bridge.rst | 1 FPGA Bridge
4 API to implement a new FPGA bridge
7 * struct fpga_bridge - The FPGA Bridge structure
13 the module that registers the FPGA bridge as the owner.
|
| /linux/Documentation/ABI/testing/ |
| A D | sysfs-class-fpga-manager | 13 wrong during FPGA programming (something that the driver can't
18 This is a superset of FPGA states and fpga manager driver
20 to get the FPGA into a known operating state. It's a sequence,
21 though some steps may get skipped. Valid FPGA states will vary
25 * power off = FPGA power is off
26 * power up = FPGA reports power is up
27 * reset = FPGA held in reset state
30 * write init = preparing FPGA for programming
32 * write = FPGA ready to receive image data
36 * operating = FPGA is programmed and operating
[all …]
|
| A D | sysfs-bus-mcb | 11 Description: The FPGA's revision number
17 Description: The FPGA's minor number
23 Description: The FPGA's model number
29 Description: The FPGA's name
|
| A D | sysfs-class-fpga-region | 5 Description: FPGA region id for compatibility check, e.g. compatibility
6 of the FPGA reconfiguration hardware and image. This value
8 FPGA region. This interface returns the compat_id value or
|
| /linux/Documentation/devicetree/bindings/bus/ |
| A D | ts-nbus.txt | 4 Systems FPGA on the TS-4600 SoM.
10 - pwms : The PWM bound to the FPGA
11 - ts,data-gpios : The 8 GPIO pins connected to the data lines on the FPGA
12 - ts,csn-gpios : The GPIO pin connected to the csn line on the FPGA
13 - ts,txrx-gpios : The GPIO pin connected to the txrx line on the FPGA
14 - ts,strobe-gpios : The GPIO pin connected to the stobe line on the FPGA
15 - ts,ale-gpios : The GPIO pin connected to the ale line on the FPGA
16 - ts,rdy-gpios : The GPIO pin connected to the rdy line on the FPGA
|
| /linux/Documentation/driver-api/ |
| A D | xillybus.rst | 2 Xillybus driver for generic FPGA interface
22 -- Host never reads from the FPGA
51 FPGA parallels of library functions. IP cores may implement certain
65 FPGA differently than any device on the bus.
154 For FPGA to host pipes, asynchronous pipes allow data transfer from the FPGA
205 host pipe (the FPGA "writes").
208 host and FPGA.
234 Host never reads from the FPGA
262 related messages from the FPGA, and has no pipe attached to it.
272 buffer is full, the FPGA informs the host about that (appending a
[all …]
|
| /linux/Documentation/fpga/ |
| A D | dfl.rst | 2 FPGA Device Feature List (DFL) Framework Overview
57 interface to FPGA, e.g. the FPGA Management Engine (FME) and Port (more
197 FIU - FME (FPGA Management Engine)
342 b) Partial Reconfiguration. The FME driver creates FPGA manager, FPGA
372 FPGA virtualization - PCIe SRIOV
414 | FPGA || FPGA || FPGA | |
422 | FPGA Container Device | | | FPGA Container Device |
423 | (FPGA Base Region) | | | (FPGA Base Region) |
426 | FPGA PCIE Module | | Virtual | FPGA PCIE Module |
433 FPGA PCIe device driver is always loaded first once an FPGA PCIe PF or VF device
[all …]
|
| /linux/drivers/char/xillybus/ |
| A D | Kconfig | 10 tristate "Xillybus generic FPGA interface"
16 programmable logic (FPGA). The driver probes the hardware for
28 with the FPGA. The module will be called xillybus_pcie.
43 tristate "XillyUSB: Xillybus generic FPGA interface for USB"
49 with the FPGA.
52 the FPGA. The module will be called xillyusb.
|
| /linux/Documentation/devicetree/bindings/gpio/ |
| A D | gpio-ts4900.txt | 1 * Technologic Systems I2C-FPGA's GPIO controller bindings
3 This bindings describes the GPIO controller for Technologic's FPGA core.
4 TS-4900's FPGA encodes the GPIO state on 3 bits, whereas the TS-7970's FPGA
|
| /linux/drivers/misc/altera-stapl/ |
| A D | Kconfig | 2 comment "Altera FPGA firmware download module (requires I2C)"
6 tristate "Altera FPGA firmware download module"
9 An Altera FPGA module. Say Y when you want to support this tool.
|
| /linux/Documentation/devicetree/bindings/interrupt-controller/ |
| A D | arm,versatile-fpga-irq.txt | 1 * ARM Versatile FPGA interrupt controller
3 One or more FPGA IRQ controllers can be synthesized in an ARM reference board
12 as the FPGA IRQ controller has no configuration options for interrupt
14 - reg: The register bank for the FPGA interrupt controller.
36 - interrupts: if the FPGA IRQ controller is cascaded, i.e. if its IRQ
|
| /linux/drivers/fpga/tests/ |
| A D | Kconfig | 2 tristate "KUnit test for the FPGA subsystem" if !KUNIT_ALL_TESTS
3 depends on FPGA && FPGA_REGION && FPGA_BRIDGE && KUNIT=y
6 This builds unit tests for the FPGA subsystem
|
| /linux/drivers/misc/keba/ |
| A D | Kconfig | 3 tristate "KEBA CP500 system FPGA support"
7 This driver supports the KEBA CP500 system FPGA, which is used in
9 system FPGA as separate devices. A driver is needed for each sub
|
| /linux/Documentation/translations/zh_CN/arch/openrisc/ |
| A D | openrisc_port.rst | 52 3) 在FPGA上运行（可选)
54 OpenRISC社区通常使用FuseSoC来管理构建和编程SoC到FPGA中。 下面是用
56 FPGA RTL是从FuseSoC IP核库中下载的代码，并使用FPGA供应商工具构建。
|
| /linux/Documentation/translations/zh_TW/arch/openrisc/ |
| A D | openrisc_port.rst | 52 3) 在FPGA上運行（可選)
54 OpenRISC社區通常使用FuseSoC來管理構建和編程SoC到FPGA中。 下面是用
56 FPGA RTL是從FuseSoC IP核庫中下載的代碼，並使用FPGA供應商工具構建。
|