Home
last modified time | relevance | path

Searched refs:GATE_PERI0 (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/clk/mediatek/
A Dclk-mt8173-pericfg.c14 #define GATE_PERI0(_id, _name, _parent, _shift) \ macro
51 GATE_PERI0(CLK_PERI_NFI, "peri_nfi", "axi_sel", 0),
52 GATE_PERI0(CLK_PERI_THERM, "peri_therm", "axi_sel", 1),
53 GATE_PERI0(CLK_PERI_PWM1, "peri_pwm1", "axi_sel", 2),
54 GATE_PERI0(CLK_PERI_PWM2, "peri_pwm2", "axi_sel", 3),
55 GATE_PERI0(CLK_PERI_PWM3, "peri_pwm3", "axi_sel", 4),
56 GATE_PERI0(CLK_PERI_PWM4, "peri_pwm4", "axi_sel", 5),
57 GATE_PERI0(CLK_PERI_PWM5, "peri_pwm5", "axi_sel", 6),
58 GATE_PERI0(CLK_PERI_PWM6, "peri_pwm6", "axi_sel", 7),
59 GATE_PERI0(CLK_PERI_PWM7, "peri_pwm7", "axi_sel", 8),
[all …]
A Dclk-mt8135.c441 #define GATE_PERI0(_id, _name, _parent, _shift) \ macro
461 GATE_PERI0(CLK_PERI_NLI, "nli_ck", "axi_sel", 20),
472 GATE_PERI0(CLK_PERI_PWM, "pwm_ck", "axi_sel", 9),
473 GATE_PERI0(CLK_PERI_PWM7, "pwm7_ck", "axi_sel", 8),
474 GATE_PERI0(CLK_PERI_PWM6, "pwm6_ck", "axi_sel", 7),
475 GATE_PERI0(CLK_PERI_PWM5, "pwm5_ck", "axi_sel", 6),
476 GATE_PERI0(CLK_PERI_PWM4, "pwm4_ck", "axi_sel", 5),
477 GATE_PERI0(CLK_PERI_PWM3, "pwm3_ck", "axi_sel", 4),
478 GATE_PERI0(CLK_PERI_PWM2, "pwm2_ck", "axi_sel", 3),
479 GATE_PERI0(CLK_PERI_PWM1, "pwm1_ck", "axi_sel", 2),
[all …]
A Dclk-mt7622.c25 #define GATE_PERI0(_id, _name, _parent, _shift) \ macro
352 GATE_PERI0(CLK_PERI_PWM1_PD, "peri_pwm1_pd", "clkxtal", 2),
353 GATE_PERI0(CLK_PERI_PWM2_PD, "peri_pwm2_pd", "clkxtal", 3),
354 GATE_PERI0(CLK_PERI_PWM3_PD, "peri_pwm3_pd", "clkxtal", 4),
355 GATE_PERI0(CLK_PERI_PWM4_PD, "peri_pwm4_pd", "clkxtal", 5),
356 GATE_PERI0(CLK_PERI_PWM5_PD, "peri_pwm5_pd", "clkxtal", 6),
357 GATE_PERI0(CLK_PERI_PWM6_PD, "peri_pwm6_pd", "clkxtal", 7),
358 GATE_PERI0(CLK_PERI_PWM7_PD, "peri_pwm7_pd", "clkxtal", 8),
359 GATE_PERI0(CLK_PERI_PWM_PD, "peri_pwm_pd", "clkxtal", 9),
368 GATE_PERI0(CLK_PERI_BTIF_PD, "peri_btif_pd", "axi_sel", 22),
[all …]
A Dclk-mt2701.c817 #define GATE_PERI0(_id, _name, _parent, _shift) \ macro
825 GATE_PERI0(CLK_PERI_ETH, "eth_ck", "clk26m", 30),
826 GATE_PERI0(CLK_PERI_SPI0, "spi0_ck", "spi0_sel", 29),
828 GATE_PERI0(CLK_PERI_I2C3, "i2c3_ck", "clk26m", 27),
829 GATE_PERI0(CLK_PERI_I2C2, "i2c2_ck", "axi_sel", 26),
830 GATE_PERI0(CLK_PERI_I2C1, "i2c1_ck", "axi_sel", 25),
831 GATE_PERI0(CLK_PERI_I2C0, "i2c0_ck", "axi_sel", 24),
832 GATE_PERI0(CLK_PERI_BTIF, "bitif_ck", "axi_sel", 23),
837 GATE_PERI0(CLK_PERI_NLI, "nli_ck", "axi_sel", 18),
846 GATE_PERI0(CLK_PERI_PWM, "pwm_ck", "axi_sel", 9),
[all …]
A Dclk-mt2712.c874 #define GATE_PERI0(_id, _name, _parent, _shift) \ macro
885 GATE_PERI0(CLK_PERI_NFI, "per_nfi", "axi_sel", 0),
887 GATE_PERI0(CLK_PERI_PWM0, "per_pwm0", "pwm_sel", 2),
888 GATE_PERI0(CLK_PERI_PWM1, "per_pwm1", "pwm_sel", 3),
889 GATE_PERI0(CLK_PERI_PWM2, "per_pwm2", "pwm_sel", 4),
890 GATE_PERI0(CLK_PERI_PWM3, "per_pwm3", "pwm_sel", 5),
891 GATE_PERI0(CLK_PERI_PWM4, "per_pwm4", "pwm_sel", 6),
892 GATE_PERI0(CLK_PERI_PWM5, "per_pwm5", "pwm_sel", 7),
893 GATE_PERI0(CLK_PERI_PWM6, "per_pwm6", "pwm_sel", 8),
894 GATE_PERI0(CLK_PERI_PWM7, "per_pwm7", "pwm_sel", 9),
[all …]
A Dclk-mt7629.c57 #define GATE_PERI0(_id, _name, _parent, _shift) \ macro
437 GATE_PERI0(CLK_PERI_PWM_PD, "peri_pwm_pd", "pwm_qtr_26m", 9),
440 GATE_PERI0(CLK_PERI_UART0_PD, "peri_uart0_pd", "faxi", 17),
441 GATE_PERI0(CLK_PERI_UART1_PD, "peri_uart1_pd", "faxi", 18),
442 GATE_PERI0(CLK_PERI_UART2_PD, "peri_uart2_pd", "faxi", 19),
443 GATE_PERI0(CLK_PERI_UART3_PD, "peri_uart3_pd", "faxi", 20),
444 GATE_PERI0(CLK_PERI_BTIF_PD, "peri_btif_pd", "faxi", 22),
445 GATE_PERI0(CLK_PERI_I2C0_PD, "peri_i2c0_pd", "faxi", 23),
446 GATE_PERI0(CLK_PERI_SPI0_PD, "peri_spi0_pd", "spi", 28),
447 GATE_PERI0(CLK_PERI_SNFI_PD, "peri_snfi_pd", "sf", 29),
[all …]

Completed in 14 milliseconds