Home
last modified time | relevance | path

Searched refs:GCC_GPLL0 (Results 1 – 25 of 29) sorted by relevance

12

/linux/include/dt-bindings/clock/
A Dqcom,qdu1000-gcc.h10 #define GCC_GPLL0 0 macro
A Dqcom,sm4450-gcc.h34 #define GCC_GPLL0 24 macro
A Dqcom,gcc-sc7280.h10 #define GCC_GPLL0 0 macro
A Dqcom,gcc-sm8450.h50 #define GCC_GPLL0 38 macro
A Dqcom,sm8550-gcc.h35 #define GCC_GPLL0 24 macro
A Dqcom,sm8650-gcc.h34 #define GCC_GPLL0 23 macro
A Dqcom,gcc-sm8350.h47 #define GCC_GPLL0 35 macro
A Dqcom,sa8775p-gcc.h11 #define GCC_GPLL0 0 macro
A Dqcom,x1e80100-gcc.h56 #define GCC_GPLL0 46 macro
A Dqcom,gcc-sc8280xp.h11 #define GCC_GPLL0 0 macro
/linux/arch/arm64/boot/dts/qcom/
A Dsm4450.dtsi601 clocks = <&bi_tcxo_div2>, <&gcc GCC_GPLL0>;
A Dqdu1000.dtsi1569 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
A Dsc8280xp.dtsi5182 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
5199 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
A Dsc7280.dtsi6123 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
6141 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
A Dsm8350.dtsi3585 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
/linux/drivers/clk/qcom/
A Dgcc-qdu1000.c2471 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sm4450.c2633 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sm8450.c3026 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sm8550.c3099 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sc7280.c3216 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sm8650.c3533 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sm8350.c3528 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sa8775p.c4363 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-x1e80100.c6278 [GCC_GPLL0] = &gcc_gpll0.clkr,
A Dgcc-sc8280xp.c7053 [GCC_GPLL0] = &gcc_gpll0.clkr,

Completed in 114 milliseconds

12