Home
last modified time | relevance | path

Searched refs:GPLL0 (Results 1 – 25 of 104) sorted by relevance

12345

/linux/Documentation/devicetree/bindings/clock/
A Dqcom,mmcc.yaml113 - description: MMSS GPLL0 voted clock
114 - description: GPLL0 voted clock
141 - description: MMSS GPLL0 voted clock
142 - description: GPLL0 voted clock
180 - description: MMSS GPLL0 voted clock
181 - description: GPLL0 clock
182 - description: GPLL0 voted clock
A Dqcom,sm6115-gpucc.yaml26 - description: GPLL0 main branch source
27 - description: GPLL0 main div source
A Dqcom,gpucc-sdm660.yaml27 - description: GPLL0 main gpu branch
28 - description: GPLL0 divider gpu branch
A Dqcom,qcm2290-dispcc.yaml26 - description: GPLL0 source from GCC
27 - description: GPLL0 div source from GCC
A Dqcom,qcm2290-gpucc.yaml30 - description: GPLL0 main branch source
31 - description: GPLL0 div branch source
A Dqcom,sm6375-gpucc.yaml26 - description: GPLL0 main branch source
27 - description: GPLL0 div branch source
A Dqcom,sm8450-gpucc.yaml36 - description: GPLL0 main branch source
37 - description: GPLL0 div branch source
A Dqcom,sdm845-dispcc.yaml28 - description: GPLL0 source from GCC
29 - description: GPLL0 div source from GCC
A Dqcom,gpucc.yaml44 - description: GPLL0 main branch source
45 - description: GPLL0 div branch source
A Dqcom,sm6125-gpucc.yaml26 - description: GPLL0 main branch source
A Dqcom,msm8998-gpucc.yaml25 - description: GPLL0 main branch source (gcc_gpu_gpll0_clk_src)
A Dqcom,sm6375-dispcc.yaml28 - description: GPLL0 source from GCC
A Dqcom,sm6115-dispcc.yaml29 - description: GPLL0 DISP DIV clock from GCC
/linux/Documentation/devicetree/bindings/interconnect/
A Dqcom,osm-l3.yaml66 #define GPLL0 165
73 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
/linux/include/dt-bindings/clock/
A Dqcom,gcc-mdm9607.h9 #define GPLL0 0 macro
A Dqcom,gcc-sdx55.h10 #define GPLL0 3 macro
A Dqcom,gcc-sdx65.h10 #define GPLL0 0 macro
A Dqcom,gcc-sc7180.h11 #define GPLL0 1 macro
A Dqcom,gcc-sdm660.h111 #define GPLL0 101 macro
A Dqcom,gcc-sm6350.h11 #define GPLL0 0 macro
A Dqcom,gcc-msm8994.h11 #define GPLL0 1 macro
A Dqcom,gcc-ipq5018.h10 #define GPLL0 1 macro
A Dqcom,sdx75-gcc.h10 #define GPLL0 0 macro
A Dqcom,gcc-msm8916.h9 #define GPLL0 0 macro
/linux/Documentation/devicetree/bindings/remoteproc/
A Dqcom,msm8996-mss-pil.yaml220 - description: GCC MSS GPLL0 clock
255 - description: GCC MSS GPLL0 clock
292 - description: GCC MSS GPLL0 clock

Completed in 29 milliseconds

12345