Home
last modified time | relevance | path

Searched refs:MICROSECOND_TIME_BASE_DIV (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_i2c_hw.h96 SR(MICROSECOND_TIME_BASE_DIV)
141 I2C_SF(MICROSECOND_TIME_BASE_DIV, XTAL_REF_DIV, mask_sh),\
142 I2C_SF(MICROSECOND_TIME_BASE_DIV, MICROSECOND_TIME_BASE_DIV, mask_sh),\
186 uint8_t MICROSECOND_TIME_BASE_DIV; member
231 uint32_t MICROSECOND_TIME_BASE_DIV; member
268 uint32_t MICROSECOND_TIME_BASE_DIV; member
A Ddce_i2c_hw.c271 REG_GET_2(MICROSECOND_TIME_BASE_DIV, MICROSECOND_TIME_BASE_DIV, &ref_base_div, in set_speed()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce/
A Ddce_hwseq.h264 SR(MICROSECOND_TIME_BASE_DIV), \
328 SR(MICROSECOND_TIME_BASE_DIV), \
375 SR(MICROSECOND_TIME_BASE_DIV), \
399 SR(MICROSECOND_TIME_BASE_DIV), \
436 SR(MICROSECOND_TIME_BASE_DIV), \
488 SR(MICROSECOND_TIME_BASE_DIV), \
548 SR(MICROSECOND_TIME_BASE_DIV), \
638 uint32_t MICROSECOND_TIME_BASE_DIV; member
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn21/
A Ddcn21_hwseq.c93 value = REG_READ(MICROSECOND_TIME_BASE_DIV); in dcn21_s0i3_golden_init_wa()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/
A Ddcn35_resource.h181 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
A Ddcn316_resource.c691 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/
A Ddcn314_resource.c704 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.c697 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
A Ddcn315_resource.c696 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/
A Ddcn321_resource.c544 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
A Ddcn401_resource.c527 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource.h1267 SR_ARR_I2C(DC_I2C_DATA, id), SR_ARR_I2C(MICROSECOND_TIME_BASE_DIV, id)
A Ddcn32_resource.c547 SR(MICROSECOND_TIME_BASE_DIV), \
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
A Ddcn20_hwseq.c357 REG_WRITE(MICROSECOND_TIME_BASE_DIV, 0x120264); in dcn20_dccg_init()

Completed in 55 milliseconds