Home
last modified time | relevance | path

Searched refs:MP1_Public (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
A Dsmu9_smumgr.c34 #define MP1_Public 0x03b00000 macro
44 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu9_is_smc_ram_running()
A Dvega20_smumgr.c41 #define MP1_Public 0x03b00000 macro
54 mp1_fw_flags = RREG32_PCIE(MP1_Public | in vega20_is_smc_ram_running()
A Dsmu10_smumgr.c43 #define MP1_Public 0x03b00000 macro
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
A Dsmu_v12_0.h31 #define MP1_Public 0x03b00000 macro
A Dsmu_v14_0.h38 #define MP1_Public 0x03b00000 macro
A Dsmu_v11_0.h43 #define MP1_Public 0x03b00000 macro
A Dsmu_v13_0.h33 #define MP1_Public 0x03b00000 macro
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
A Dsmu_v14_0.c133 WREG32_PCIE(MP1_Public | (smnMP1_PUB_CTRL & 0xffffffff), in smu_v14_0_load_microcode()
135 WREG32_PCIE(MP1_Public | (smnMP1_PUB_CTRL & 0xffffffff), in smu_v14_0_load_microcode()
140 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v14_0_load_microcode()
143 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v14_0_load_microcode()
213 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v14_0_check_fw_status()
216 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v14_0_check_fw_status()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Dsmu_v13_0.c158 WREG32_PCIE(MP1_Public | (smnMP1_PUB_CTRL & 0xffffffff), in smu_v13_0_load_microcode()
160 WREG32_PCIE(MP1_Public | (smnMP1_PUB_CTRL & 0xffffffff), in smu_v13_0_load_microcode()
164 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v13_0_load_microcode()
238 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v13_0_check_fw_status()
242 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v13_0_check_fw_status()
2532 WREG32_PCIE(MP1_Public | (smnMP1_FIRMWARE_FLAGS & 0xffffffff), 0); in smu_v13_0_disable_pmfw_state()
2534 ret = RREG32_PCIE(MP1_Public | in smu_v13_0_disable_pmfw_state()
A Dsmu_v13_0_6_ppt.c54 #undef MP1_Public
58 #define MP1_Public 0x03b00000 macro
860 RREG32_PCIE(MP1_Public | (smnMP1_FIRMWARE_FLAGS & 0xffffffff)); in smu_v13_0_6_check_fw_status()
A Dsmu_v13_0_7_ppt.c396 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v13_0_7_check_fw_status()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/
A Dsmu_v12_0.c63 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v12_0_check_fw_status()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Dsmu_v11_0.c159 WREG32_PCIE(MP1_Public | (smnMP1_PUB_CTRL & 0xffffffff), in smu_v11_0_load_microcode()
161 WREG32_PCIE(MP1_Public | (smnMP1_PUB_CTRL & 0xffffffff), in smu_v11_0_load_microcode()
165 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v11_0_load_microcode()
184 mp1_fw_flags = RREG32_PCIE(MP1_Public | in smu_v11_0_check_fw_status()
A Dsienna_cichlid_ppt.c4232 reg = RREG32_PCIE(MP1_Public | smnMP1_PMI_3_START); in sienna_cichlid_stb_init()
4242 reg = RREG32_PCIE(MP1_Public | smnMP1_PMI_3_FIFO); in sienna_cichlid_stb_init()
4319 *p++ = cpu_to_le32(RREG32_PCIE(MP1_Public | smnMP1_PMI_3)); in sienna_cichlid_stb_get_data_direct()

Completed in 46 milliseconds