Home
last modified time | relevance | path

Searched refs:Offset (Results 1 – 25 of 189) sorted by relevance

12345678

/linux/drivers/staging/rtl8723bs/core/
A Drtw_efuse.c33 Efuse_Read1ByteFromFakeContent(u16 Offset, u8 *Value) in Efuse_Read1ByteFromFakeContent() argument
35 if (Offset >= EFUSE_MAX_HW_SIZE) in Efuse_Read1ByteFromFakeContent()
38 *Value = fakeEfuseContent[Offset]; in Efuse_Read1ByteFromFakeContent()
40 *Value = fakeBTEfuseContent[fakeEfuseBank - 1][Offset]; in Efuse_Read1ByteFromFakeContent()
45 Efuse_Write1ByteToFakeContent(u16 Offset, u8 Value) in Efuse_Write1ByteToFakeContent() argument
47 if (Offset >= EFUSE_MAX_HW_SIZE) in Efuse_Write1ByteToFakeContent()
50 fakeEfuseContent[Offset] = Value; in Efuse_Write1ByteToFakeContent()
52 fakeBTEfuseContent[fakeEfuseBank - 1][Offset] = Value; in Efuse_Write1ByteToFakeContent()
446 *Value = pEEPROM->efuse_eeprom_data[Offset]; in efuse_ShadowRead1Byte()
455 *Value = pEEPROM->efuse_eeprom_data[Offset]; in efuse_ShadowRead2Byte()
[all …]
/linux/Documentation/filesystems/ext4/
A Dblockmap.rst4 | i.i_block Offset | Where It Points …
11 | | | Indirect Block Offset | Where It Points …
19 | | | Double Indirect Block Offset | Where It Points …
24 | | | | | Indirect Block Offset | Where I…
33 | | | Triple Indirect Block Offset | Where It Points …
38 | | | | | Double Indirect Block Offset | Where…
43 … | | | | Indirect Block Offset | Where It …
A Ddirectory.rst40 * - Offset
72 * - Offset
135 * - Offset
161 * - Offset
243 * - Offset
360 * - Offset
408 * - Offset
438 * - Offset
A Difork.rst74 * - Offset
110 * - Offset
140 * - Offset
180 * - Offset
/linux/drivers/mtd/
A Dftl.c116 uint32_t Offset; member
122 uint32_t Offset; member
209 part->EUNInfo[i].Offset = 0xffffffff; in build_maps()
251 part->XferInfo[xtrans].Offset = offset; in build_maps()
346 erase->addr = xfer->Offset; in erase_xfer()
444 eun->Offset, xfer->Offset); in copy_erase_unit()
467 offset = xfer->Offset + 20; /* Bad! */ in copy_erase_unit()
479 src = eun->Offset; dest = xfer->Offset; in copy_erase_unit()
540 swap(xfer->Offset, eun->Offset); in copy_erase_unit()
773 offset = (part->EUNInfo[log_addr / bsize].Offset in ftl_read()
[all …]
/linux/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_phy.c65 Offset &= 0x3f; in _rtl92e_phy_rf_read()
68 if (Offset >= 31) { in _rtl92e_phy_rf_read()
73 NewOffset = Offset - 30; in _rtl92e_phy_rf_read()
74 } else if (Offset >= 16) { in _rtl92e_phy_rf_read()
80 NewOffset = Offset - 15; in _rtl92e_phy_rf_read()
82 NewOffset = Offset; in _rtl92e_phy_rf_read()
112 Offset &= 0x3f; in _rtl92e_phy_rf_write()
116 if (Offset >= 31) { in _rtl92e_phy_rf_write()
130 NewOffset = Offset; in _rtl92e_phy_rf_write()
137 if (Offset == 0x0) in _rtl92e_phy_rf_write()
[all …]
/linux/Documentation/ABI/testing/
A Dsysfs-bus-iio-frequency-admv101317 Read/write value for the Local Oscillatior Feedthrough Offset Calibration I Positive
24 Read/write value for the Local Oscillatior Feedthrough Offset Calibration Q Positive side.
30 Read/write raw value for the Local Oscillatior Feedthrough Offset Calibration I Negative
37 Read/write raw value for the Local Oscillatior Feedthrough Offset Calibration Q Negative
/linux/Documentation/devicetree/bindings/gpu/host1x/
A Dnvidia,tegra234-nvdec.yaml73 Offset to bootloader manifest from beginning of firmware that was configured by
79 Offset to bootloader code section from beginning of firmware that was configured by
85 Offset to bootloader data section from beginning of firmware that was configured by
91 Offset to operating system manifest from beginning of firmware that was configured by
97 Offset to operating system code section from beginning of firmware that was configured by
103 Offset to operating system data section from beginning of firmware that was configured
/linux/Documentation/arch/arm/samsung/
A Dbootloader-interface.rst24 Offset Value Purpose
42 Offset Value Purpose
54 Offset Value Purpose
70 Offset Value Purpose
/linux/drivers/staging/rtl8723bs/hal/
A Drtl8723b_phycfg.c92 struct adapter *Adapter, enum rf_path eRFPath, u32 Offset in phy_RFSerialRead_8723B() argument
107 Offset &= 0xff; in phy_RFSerialRead_8723B()
109 NewOffset = Offset; in phy_RFSerialRead_8723B()
187 u32 Offset, in phy_RFSerialWrite_8723B() argument
196 Offset &= 0xff; in phy_RFSerialWrite_8723B()
201 NewOffset = Offset; in phy_RFSerialWrite_8723B()
770 unsigned char Offset /* Upper, Lower, or Don't care */ in PHY_SetBWMode8723B() argument
775 …etBW8723B(Adapter, false, true, pHalData->CurrentChannel, Bandwidth, Offset, Offset, pHalData->Cur… in PHY_SetBWMode8723B()
/linux/Documentation/arch/x86/
A Dboot.rst273 Offset/size: 0x1f1/1
284 Offset/size: 0x1f2/2
307 Offset/size: 0x1f8/2
316 Offset/size: 0x1fa/2
324 Offset/size: 0x1fc/2
334 Offset/size: 0x1fe/2
344 Offset/size: 0x200/2
355 Offset/size: 0x202/4
364 Offset/size: 0x206/2
375 Offset/size: 0x208/4
[all …]
/linux/Documentation/usb/
A Dusbip_protocol.rst147 | Offset | Length | Value | Description |
161 | Offset | Length | Value | Description |
232 | Offset | Length | Value | Description |
251 | Offset | Length | Value | Description |
308 | Offset | Length | Description |
338 | Offset | Length | Description |
379 | Offset | Length | Description |
413 | Offset | Length | Description |
426 | Offset | Length | Description |
/linux/Documentation/userspace-api/media/v4l/
A Dmetafmt-vsp1-hgo.rst48 * - Offset
99 * - Offset
124 * - Offset
149 * - Offset
/linux/drivers/staging/rtl8192e/
A Drtl819x_HTProc.c422 enum ht_extchnl_offset Offset);
665 enum ht_extchnl_offset Offset) in ht_set_connect_bw_mode() argument
678 Offset == HT_EXTCHNL_OFFSET_LOWER) in ht_set_connect_bw_mode()
679 Offset = HT_EXTCHNL_OFFSET_NO_EXT; in ht_set_connect_bw_mode()
680 if (Offset == HT_EXTCHNL_OFFSET_UPPER || in ht_set_connect_bw_mode()
681 Offset == HT_EXTCHNL_OFFSET_LOWER) { in ht_set_connect_bw_mode()
683 ht_info->cur_sta_ext_chnl_offset = Offset; in ht_set_connect_bw_mode()
/linux/Documentation/devicetree/bindings/reset/
A Dlantiq,reset.yaml25 Offset of the reset set register
26 Offset of the reset status register
/linux/Documentation/devicetree/bindings/phy/
A Dphy-lantiq-rcu-usb2.txt19 - Offset of the USB PHY configuration register
20 - Offset of the USB Analog configuration
/linux/Documentation/firmware-guide/acpi/
A Dchromeos-acpi-device.rst201 Controller Offset //DWORD
209 Controller Offset //DWORD
246 * - Controller Offset
270 NV Storage Block Offset //DWORD
282 * - NV Storage Block Offset
284 - Offset in CMOS bank 0 of the verified boot non-volatile storage block, counting from
/linux/Documentation/admin-guide/media/
A Dsi476x.rst39 Offset Name Description
73 Offset Name Description
89 Offset Name Description
114 Offset Name Description
/linux/Documentation/fpga/
A Ddfl.rst92 - Offset 0x00
104 - Offset 0x08
109 - Offset 0x10
151 - Offset 0x00
163 - Offset 0x08
167 - Offset 0x10
171 - Offset 0x18
177 - Offset 0x20
184 - Offset 0x28 if feature has parameters
191 - Offset 0x30
[all …]
/linux/Documentation/arch/riscv/
A Dvm-layout.rst36 Start addr | Offset | End addr | Size | VM area description
73 Start addr | Offset | End addr | Size | VM area description
109 Start addr | Offset | End addr | Size | VM area description
/linux/Documentation/devicetree/bindings/net/
A Dqcom-emac.txt12 - reg : Offset and length of the register regions for the device
21 - reg : Offset and length of the register region(s) for the device
/linux/Documentation/devicetree/bindings/spi/
A Dfsl-spi.txt9 - reg : Offset and length of the register set for the device
43 - reg : Offset and length of the register set for the device.
/linux/Documentation/devicetree/bindings/rng/
A Dhisi-rng.txt5 - reg : Offset and length of the register set of this block
/linux/Documentation/devicetree/bindings/display/mediatek/
A Dmediatek,padding.yaml45 3. Offset from base address of the subsys you are at
52 - description: Offset from base address of the subsys
/linux/Documentation/devicetree/bindings/clock/
A Dxgene.txt49 - csr-offset : Offset to the CSR reset register from the reset address base.
52 - enable-offset : Offset to the enable register from the reset address base.
55 - divider-offset : Offset to the divider CSR register from the divider base.

Completed in 24 milliseconds

12345678