| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | si_enums.h | 209 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | nvd.h | 116 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | soc15d.h | 141 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | vid.h | 168 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | cikd.h | 287 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | gfx_v7_0.c | 2079 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v7_0_ring_emit_hdp_flush()
3103 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v7_0_ring_emit_pipeline_sync()
3146 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v7_0_ring_emit_vm_flush()
4932 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v7_0_wait_reg_mem()
|
| A D | sid.h | 1719 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | gfx_v8_0.c | 6059 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v8_0_ring_emit_hdp_flush()
6192 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v8_0_ring_emit_pipeline_sync()
6211 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v8_0_ring_emit_vm_flush()
6390 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v8_0_wait_reg_mem()
|
| A D | gfx_v6_0.c | 2270 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v6_0_ring_emit_pipeline_sync()
2297 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v6_0_ring_emit_vm_flush()
|
| A D | gfx_v9_4_3.c | 401 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v9_4_3_wait_reg_mem()
|
| A D | gfx_v12_0.c | 386 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v12_0_wait_reg_mem()
|
| A D | gfx_v11_0.c | 467 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v11_0_wait_reg_mem()
|
| A D | gfx_v9_0.c | 1150 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v9_0_wait_reg_mem()
|
| A D | gfx_v10_0.c | 3928 amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in gfx_v10_0_wait_reg_mem()
|
| /linux/drivers/gpu/drm/radeon/ |
| A D | nid.h | 1194 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | sid.h | 1656 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | r600_cs.c | 843 wait_reg_mem.opcode != PACKET3_WAIT_REG_MEM) { in r600_cs_common_vline_parse()
1751 case PACKET3_WAIT_REG_MEM: in r600_packet3_check()
|
| A D | cikd.h | 1755 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | si.c | 4549 case PACKET3_WAIT_REG_MEM: in si_vm_packet3_gfx_check()
4652 case PACKET3_WAIT_REG_MEM: in si_vm_packet3_compute_check()
5091 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in si_vm_flush()
|
| A D | evergreen_cs.c | 2087 case PACKET3_WAIT_REG_MEM: in evergreen_packet3_check()
3390 case PACKET3_WAIT_REG_MEM: in evergreen_vm_packet3_check()
|
| A D | evergreend.h | 1578 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | r600d.h | 1615 #define PACKET3_WAIT_REG_MEM 0x3C macro
|
| A D | ni.c | 2678 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in cayman_vm_flush()
|
| A D | cik.c | 3520 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in cik_hdp_flush_cp_ring_emit()
5733 radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5)); in cik_vm_flush()
|