Home
last modified time | relevance | path

Searched refs:PG (Results 1 – 25 of 26) sorted by relevance

12

/linux/Documentation/devicetree/bindings/iio/pressure/
A Dhoneywell,hsc030pa.yaml75 010NG, 020NG, 030NG, 001PG, 005PG, 015PG, 030PG, 060PG, 100PG,
76 150PG, NA]
A Dhoneywell,mprls0025pa.yaml78 0015PA, 0025PA, 0030PA, 0001PG, 0005PG, 0015PG, 0030PG, 0300YG]
/linux/arch/m68k/include/asm/
A DMC68328.h586 #define PG(x) (1 << (x)) macro
588 #define PG_UART_TXD PG(0) /* Use UART_TXD as PG(0) */
589 #define PG_UART_RXD PG(1) /* Use UART_RXD as PG(1) */
590 #define PG_PWMOUT PG(2) /* Use PWMOUT as PG(2) */
591 #define PG_TOUT2 PG(3) /* Use TOUT2 as PG(3) */
592 #define PG_TIN2 PG(4) /* Use TIN2 as PG(4) */
593 #define PG_TOUT1 PG(5) /* Use TOUT1 as PG(5) */
594 #define PG_TIN1 PG(6) /* Use TIN1 as PG(6) */
595 #define PG_RTCOUT PG(7) /* Use RTCOUT as PG(7) */
A DMC68EZ328.h497 #define PG(x) (1 << (x)) macro
A DMC68VZ328.h506 #define PG(x) (1 << (x)) macro
/linux/arch/arm/boot/dts/ti/omap/
A Dam335x-boneblack.dts19 * All PG 2.0 silicon may not support 1GHz but some of the early
20 * BeagleBone Blacks have PG 2.0 silicon which is guaranteed
21 * to support 1GHz OPP so enable it for PG 2.0 on this board.
A Ddra76x-mmc-iodelay.dtsi18 * a revision tag to both the new and old entry. Use 'rev11' for PG 1.1,
19 * 'rev20' for PG 2.0 and so on.
A Ddra72x-mmc-iodelay.dtsi20 * a revision tag to both the new and old entry. Use 'rev10' for PG 1.0,
21 * 'rev20' for PG 2.0 and so on.
A Ddra74x-mmc-iodelay.dtsi20 * a revision tag to both the new and old entry. Use 'rev11' for PG 1.1,
21 * 'rev20' for PG 2.0 and so on.
/linux/Documentation/devicetree/bindings/power/supply/
A Dbq24257.yaml45 GPIO used for connecting the bq2425x device PG (Power Good) pin.
47 possible as this is the recommended way to obtain the charger's input PG
48 state. If this pin is not specified a software-based approach for PG
A Dbq2515x.yaml35 GPIO used for connecting the bq2515x device PG (AC Detect)
/linux/arch/loongarch/kernel/
A Dhead.S51 li.w t0, 0xb0 # PLV=0, IE=0, PG=1
133 li.w t0, 0xb0 # PLV=0, IE=0, PG=1
/linux/include/linux/ceph/
A Drados.h317 f(PGLS, __CEPH_OSD_OP(RD, PG, 1), "pgls") \
318 f(PGLS_FILTER, __CEPH_OSD_OP(RD, PG, 2), "pgls-filter") \
319 f(PG_HITSET_LS, __CEPH_OSD_OP(RD, PG, 3), "pg-hitset-ls") \
320 f(PG_HITSET_GET, __CEPH_OSD_OP(RD, PG, 4), "pg-hitset-get")
/linux/drivers/iio/temperature/
A Dmlx90635.c289 static int mlx90635_read_ee_ambient(struct regmap *regmap, s16 *PG, s16 *PO, s16 *Gb) in mlx90635_read_ee_ambient() argument
302 *PG = (s16)read_tmp; in mlx90635_read_ee_ambient()
610 s16 PG, PO, Gb; in mlx90635_calc_ambient() local
613 ret = mlx90635_read_ee_ambient(data->regmap_ee, &PG, &PO, &Gb); in mlx90635_calc_ambient()
632 PG, PO, Gb); in mlx90635_calc_ambient()
847 s16 Fb, Ga, Gb, Ha, Hb, PG, PO; in mlx90635_wakeup() local
879 ret = mlx90635_read_ee_ambient(data->regmap_ee, &PG, &PO, &Gb); in mlx90635_wakeup()
A Dmlx90632.c897 s32 PT, PR, PG, PO; in mlx90632_calc_ambient_dsp105() local
904 ret = mlx90632_read_ee_register(data->regmap, MLX90632_EE_P_G, &PG); in mlx90632_calc_ambient_dsp105()
923 PT, PR, PG, PO, Gb); in mlx90632_calc_ambient_dsp105()
/linux/arch/loongarch/power/
A Dsuspend_asm.S80 li.w t0, 0xb0 # PLV=0, IE=0, PG=1
/linux/Documentation/devicetree/bindings/hwmon/
A Dti,ina2xx.yaml53 the gain value maps directly with the PG bits of the config register.
/linux/drivers/net/ethernet/qlogic/
A DKconfig55 mode of DCB is supported. PG and PFC values are related only
/linux/arch/x86/kernel/
A Dhead_32.S269 andl $0x80000011,%eax # Save PG,PE,ET
/linux/Documentation/devicetree/bindings/pinctrl/
A Dingenic,pinctrl.yaml25 ports, PA to PG, for a total of 224 pins.
/linux/arch/arm/boot/dts/allwinner/
A Dsun8i-h2-plus-bananapi-m2-zero.dts240 /* PG */
A Dsun7i-a20-bananapi.dts234 /* PG */
A Dsun6i-a31s-sinovoip-bpi-m2.dts307 /* PG */
/linux/arch/powerpc/include/asm/
A Dcpm2.h76 #define mk_cr_cmd(PG, SBC, MCN, OP) \ argument
77 ((PG << 26) | (SBC << 21) | (MCN << 6) | OP)
/linux/drivers/comedi/
A DKconfig171 Enable support for Advantech PCL-812/PG, PCL-813/B, ADLink
172 ACL-8112DG/HG/PG, ACL-8113, ACL-8216, ICP DAS A-821PGH/PGL/PGL-NDA,
173 A-822PGH/PGL, A-823PGH/PGL, A-826PG and ICP DAS ISO-813 ISA cards

Completed in 42 milliseconds

12