Home
last modified time | relevance | path

Searched refs:Pin (Results 1 – 25 of 188) sorted by relevance

12345678

/linux/arch/arm64/boot/dts/freescale/
A Dimx8mq-nitrogen.dts369 MX8MQ_IOMUXC_SAI1_RXFS_GPIO4_IO0 0x19 /* Pin 19 */
370 MX8MQ_IOMUXC_SAI1_RXC_GPIO4_IO1 0x19 /* Pin 21 */
371 MX8MQ_IOMUXC_SAI1_RXD1_GPIO4_IO3 0x19 /* Pin 23 */
372 MX8MQ_IOMUXC_SAI1_RXD2_GPIO4_IO4 0x19 /* Pin 25 */
373 MX8MQ_IOMUXC_SAI1_RXD3_GPIO4_IO5 0x19 /* Pin 27 */
374 MX8MQ_IOMUXC_SAI1_RXD4_GPIO4_IO6 0x19 /* Pin 29 */
375 MX8MQ_IOMUXC_SAI1_RXD5_GPIO4_IO7 0x19 /* Pin 31 */
410 /* J13 Pin 2, WL_WAKE */
412 /* J13 Pin 4, WL_IRQ, not needed for Silex */
416 /* J13 Pin 41, BT_CLK_REQ */
[all …]
/linux/arch/arm/boot/dts/amlogic/
A Dmeson8b-odroidc1.dts234 "J2 Header Pin 35", "J2 Header Pin 36",
235 "J2 Header Pin 32", "J2 Header Pin 31",
236 "J2 Header Pin 29", "J2 Header Pin 18",
237 "J2 Header Pin 22", "J2 Header Pin 16",
238 "J2 Header Pin 23", "J2 Header Pin 21",
239 "J2 Header Pin 19", "J2 Header Pin 33",
240 "J2 Header Pin 8", "J2 Header Pin 10",
241 "J2 Header Pin 15", "J2 Header Pin 13",
242 "J2 Header Pin 24", "J2 Header Pin 26",
245 "J2 Header Pin 7", "", "J2 Header Pin 12",
[all …]
/linux/arch/arm64/boot/dts/hisilicon/
A Dhi6220-hikey.dts384 "GPIO-A", /* LSEC Pin 23: GPIO2_0 */
385 "GPIO-B", /* LSEC Pin 24: GPIO2_1 */
386 "GPIO-C", /* LSEC Pin 25: GPIO2_2 */
387 "GPIO-D", /* LSEC Pin 26: GPIO2_3 */
388 "GPIO-E", /* LSEC Pin 27: GPIO2_4 */
390 "GPIO-H"; /* LSEC Pin 30: GPIO2_7 */
414 "[SPI0_DIN]", /* Pin 10: SPI0_DI */
415 "[SPI0_DOUT]", /* Pin 14: SPI0_DO */
416 "[SPI0_CS]", /* Pin 12: SPI0_CS_N */
417 "[SPI0_SCLK]", /* Pin 8: SPI0_SCLK */
[all …]
/linux/Documentation/devicetree/bindings/iio/frequency/
A Dadi,adf4377.yaml45 GPIO that controls the Chip Enable Pin.
50 GPIO that controls the Enable Clock 1 Output Buffer Pin.
55 GPIO that controls the Enable Clock 2 Output Buffer Pin.
61 high_z - MUXOUT Pin set to high-Z.
62 lock_detect - MUXOUT Pin set to lock detector output.
63 muxout_low - MUXOUT Pin set to low.
64 f_div_rclk_2 - MUXOUT Pin set to fDIV_RCLK/2.
65 f_div_nclk_2 - MUXOUT Pin set to fDIV_NCLK/2.
66 muxout_high - MUXOUT Pin set to high.
/linux/arch/arm64/boot/dts/rockchip/
A Drk3588-friendlyelec-cm3588-nas.dts240 "Pin 10 [UART0_RX_M0]", "Pin 08 [UART0_TX_M0/PWM4_M0]", "Pin 32 [PWM5_M1]", "",
249 "Pin 27 [UART6_RX_M1]", "Pin 28 [UART6_TX_M1]", "", "",
252 …"Pin 26", "Pin 21 [SPI0_MISO_M2]", "Pin 19 [SPI0_MOSI_M2/UART4_RX_M2]", "Pin 23 [SPI0_CLK_M2/UART4…
253 …"Pin 24 [SPI0_CS0_M2/UART7_RX_M2]", "Pin 22 [SPI0_CS1_M0/UART7_TX_M2]", "", "CSI-Pin 14 [MIPI_CAM2…
259 "", "HDMI-in detect [HDMIIRX_DET_L]", "Pin 05 [I2C8_SCL_M2]", "Pin 03 [I2C8_SDA_M2]";
271 "", "CSI-Pin 11 [MIPI_CAM2_RESET_L]", "CSI-Pin 12 [MIPI_CAM2_PDN_L]", "",
281 …"Pin 35 [SPI4_MISO_M1/PWM10_M0]", "Pin 38 [SPI4_MOSI_M1]", "Pin 40 [SPI4_CLK_M1/UART8_TX_M1]", "Pi…
282 "Pin 37 [SPI4_CS1_M1]", "USB3-A #2 [USB3_2_PWREN]", "DSI-Pin 12 [LCD_RST]", "Buzzer [PWM8_M0]",
284 "Pin 33 [PWM9_M0]", "DSI-Pin 10 [PWM2_M1/LCD_BL]", "Pin 07", "Pin 16",
285 "Pin 18", "Pin 29 [UART3_TX_M1/PWM12_M0]", "Pin 31 [UART3_RX_M1/PWM13_M0]", "Pin 12",
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
A Dmarvell,dove-pinctrl.txt64 pmu-nc Pin not driven by any PM function
65 pmu-low Pin driven low (0)
66 pmu-high Pin driven high (1)
67 pmic(sdi) Pin is used for PMIC SDI
68 cpu-pwr-down Pin is used for CPU_PWRDWN
69 standby-pwr-down Pin is used for STBY_PWRDWN
72 bat-fault Pin is used for BATTERY_FAULT
73 ext0-wakeup Pin is used for EXT0_WU
74 ext1-wakeup Pin is used for EXT0_WU
75 ext2-wakeup Pin is used for EXT0_WU
[all …]
A Drenesas,rza1-ports.yaml7 title: Renesas RZ/A1 combined Pin and GPIO controller
14 The Renesas SoCs of the RZ/A1 family feature a combined Pin and GPIO
16 Pin multiplexing and GPIO configuration is performed on a per-pin basis
146 * Pin #0 on port #3 is configured as alternate function #6.
147 * Pin #2 on port #3 is configured as alternate function #4.
156 * Pin #4 on port #1 is configured as alternate function #1.
157 * Pin #5 on port #1 is configured as alternate function #1.
172 * Pin #0 on port #4 is configured as alternate function #2
182 * Pin #1 on port #4 is configured as alternate function #1
A Dcnxt,cx92755-pinctrl.txt1 Conexant Digicolor CX92755 General Purpose Pin Mapping
7 === Pin Controller Node ===
12 - reg: Base address of the General Purpose Pin Mapping register block and the
34 === Pin Configuration Node ===
44 === Pin Group Node ===
56 Required Pin Group Node Properties:
A Dberlin,pinctrl.txt1 * Pin-controller driver for the Marvell Berlin SoCs
3 Pin control registers are part of both chip controller and system
4 controller register sets. Pin controller nodes should be a sub-node of
A Dsamsung,pinctrl.yaml89 Pin banks of the controller are represented by child nodes of the
178 /* Pin bank with external GPIO or muxed external wake-up interrupts */
208 /* Pin bank with external GPIO or muxed external wake-up interrupts */
258 /* Pin bank with external GPIO or muxed external wake-up interrupts */
266 /* Pin bank without external interrupts */
272 /* Pin bank with external direct wake-up interrupts */
344 /* Pin bank with external direct wake-up interrupts */
392 /* Pin bank with external GPIO or muxed external wake-up interrupts */
A Drenesas,pfc.yaml7 title: Renesas Pin Function Controller (GPIO and Pin Mux/Config)
13 The Pin Function Controller (PFC) is a Pin Mux/Config controller.
107 Pin controller client devices use pin configuration subnodes (children
/linux/rust/kernel/list/
A Darc.rs12 use core::pin::Pin;
42 unsafe fn on_create_list_arc_from_unique(self: Pin<&mut Self>); in on_create_list_arc_from_unique()
103 ::core::pin::Pin::map_unchecked_mut(self, |me| &mut me.$field)
208 Self::from(Pin::from(unique)) in from()
212 impl<T, const ID: u64> From<Pin<UniqueArc<T>>> for ListArc<T, ID>
218 fn from(mut unique: Pin<UniqueArc<T>>) -> Self { in from()
240 Self::pair_from_pin_unique(Pin::from(unique)) in pair_from_unique()
248 mut unique: Pin<UniqueArc<T>>, in pair_from_pin_unique()
488 fn project_inner(self: Pin<&mut Self>) -> &mut AtomicBool { in project_inner()
491 unsafe { &mut Pin::into_inner_unchecked(self).inner } in project_inner()
[all …]
/linux/Documentation/devicetree/bindings/net/
A Dmdio-mux-gpio.yaml61 interrupts = <10 8>; /* Pin 10, active low */
70 interrupts = <10 8>; /* Pin 10, active low */
79 interrupts = <10 8>; /* Pin 10, active low */
88 interrupts = <10 8>; /* Pin 10, active low */
104 interrupts = <12 8>; /* Pin 12, active low */
113 interrupts = <12 8>; /* Pin 12, active low */
122 interrupts = <12 8>; /* Pin 12, active low */
131 interrupts = <12 8>; /* Pin 12, active low */
/linux/Documentation/devicetree/bindings/sound/
A Dcirrus,cs35l45.yaml105 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
106 2 = Pin acts as MDSYNC, direction controlled by MDSYNC
110 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
111 2 = Pin acts as open drain INT
113 4 = Pin acts as push-pull output INT. Active low.
114 5 = Pin acts as push-pull output INT. Active high.
118 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
A Drt274.txt18 * DMIC1 Pin
19 * DMIC2 Pin
23 * HPO Pin
A Dcs4265.txt20 codec_ad0_high: cs4265@4f { /* AD0 Pin is high */
26 codec_ad0_low: cs4265@4e { /* AD0 Pin is low */
/linux/rust/kernel/
A Dtypes.rs12 pin::Pin,
96 impl<T: 'static> ForeignOwnable for Pin<Box<T>> { implementation
97 type Borrowed<'a> = Pin<&'a T>;
101 Box::into_raw(unsafe { Pin::into_inner_unchecked(self) }) as _ in into_foreign()
104 unsafe fn borrow<'a>(ptr: *const core::ffi::c_void) -> Pin<&'a T> { in borrow()
112 unsafe { Pin::new_unchecked(r) } in borrow()
118 unsafe { Pin::new_unchecked(Box::from_raw(ptr as _)) } in from_foreign()
A Dworkqueue.rs235 fn project(self: Pin<&mut Self>) -> &mut Option<T> { in project()
242 type Pointer = Pin<Box<Self>>;
244 fn run(mut this: Pin<Box<Self>>) { in run()
568 unsafe impl<T, const ID: u64> WorkItemPointer<ID> for Pin<Box<T>> implementation
581 let pinned = unsafe { Pin::new_unchecked(boxed) }; in run()
587 unsafe impl<T, const ID: u64> RawWorkItem<ID> for Pin<Box<T>> implementation
600 let boxed = unsafe { Pin::into_inner_unchecked(self) }; in __enqueue()
A Dinit.rs227 pin::Pin,
890 F: FnOnce(Pin<&mut T>) -> Result<(), E>, in pin_chain()
906 F: FnOnce(Pin<&mut T>) -> Result<(), E>,
914 let val = unsafe { Pin::new_unchecked(val) }; in __pinned_init()
1247 type PinnedSelf = Pin<Self>;
1267 type PinnedSelf = Pin<Self>;
1299 fn write_pin_init<E>(self, init: impl PinInit<T, E>) -> Result<Pin<Self::Initialized>, E>; in write_pin_init()
1314 fn write_pin_init<E>(mut self, init: impl PinInit<T, E>) -> Result<Pin<Self::Initialized>, E> { in write_pin_init()
1336 fn write_pin_init<E>(mut self, init: impl PinInit<T, E>) -> Result<Pin<Self::Initialized>, E> { in write_pin_init()
1382 fn drop(self: Pin<&mut Self>, only_call_from_drop: __internal::OnlyCallFromDrop); in drop()
/linux/rust/kernel/sync/
A Darc.rs33 pin::Pin,
307 pub fn into_unique_or_drop(self) -> Option<Pin<UniqueArc<T>>> { in into_unique_or_drop()
327 Some(Pin::from(UniqueArc { in into_unique_or_drop()
416 impl<T: ?Sized> From<Pin<UniqueArc<T>>> for Arc<T> {
417 fn from(item: Pin<UniqueArc<T>>) -> Self { in from()
419 unsafe { Pin::into_inner_unchecked(item).inner } in from()
703 ) -> core::result::Result<Pin<UniqueArc<T>>, E> { in pin_init_with()
714 impl<T: ?Sized> From<UniqueArc<T>> for Pin<UniqueArc<T>> { implementation
718 unsafe { Pin::new_unchecked(obj) } in from()
/linux/rust/kernel/block/mq/
A Dtag_set.rs7 use core::pin::Pin;
65 let tag_set = unsafe { Pin::get_unchecked_mut(tag_set) }; in new()
81 fn drop(self: Pin<&mut Self>) { in drop()
/linux/rust/kernel/init/
A D__internal.rs165 pub fn init<E>(self: Pin<&mut Self>, init: impl PinInit<T, E>) -> Result<Pin<&mut T>, E> { in init()
167 let this = unsafe { Pin::into_inner_unchecked(self) }; in init()
180 Ok(unsafe { Pin::new_unchecked(this.value.assume_init_mut()) }) in init()
/linux/Documentation/input/devices/
A Damijoy.rst13 Pin Meaning Pin Meaning
27 Pin Meaning
44 Pin Meaning
61 Pin Meaning
78 Pin Meaning
152 | Directions | Pin# | Counter bits |
/linux/arch/arm/boot/dts/nxp/imx/
A Dimx6ull-colibri-aster.dts52 /* Pin already used by atmel_mxt_ts touchscreen */
58 /* Pin already used by atmel_mxt_ts touchscreen */
A Dimx6ull-colibri-wifi-aster.dts52 /* Pin already used by atmel_mxt_ts touchscreen */
58 /* Pin already used by atmel_mxt_ts touchscreen */

Completed in 47 milliseconds

12345678