Searched refs:SDMA1 (Results 1 – 14 of 14) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | sdma_v4_0.c | 150 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CLK_CTRL, 0xffffffff, 0x3f000100),
151 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GFX_IB_CNTL, 0x800f0100, 0x00000100),
153 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_PAGE_IB_CNTL, 0x800f0100, 0x00000100),
155 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_POWER_CNTL, 0x003ff000, 0x0003c000),
156 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC0_IB_CNTL, 0x800f0100, 0x00000100),
158 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_IB_CNTL, 0x800f0100, 0x00000100),
160 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_PAGE, 0x000003ff, 0x000003c0),
161 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_WATERMK, 0xfc000000, 0x00000000)
168 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831d07),
235 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CLK_CTRL, 0xffffffff, 0x3f000100),
[all …]
|
| A D | amdgpu_amdkfd_arcturus.c | 85 sdma_engine_reg_base = SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
|
| A D | amdgpu_amdkfd_gfx_v12.c | 89 sdma_engine_reg_base = SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
|
| A D | soc24.c | 122 { SOC15_REG_ENTRY(SDMA1, 0, regSDMA1_STATUS_REG)},
|
| A D | amdgpu_amdkfd_gfx_v11.c | 138 sdma_engine_reg_base = SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
|
| A D | soc21.c | 264 { SOC15_REG_ENTRY(SDMA1, 0, regSDMA1_STATUS_REG)},
|
| A D | amdgpu_amdkfd_gfx_v10.c | 173 SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
|
| A D | nv.c | 343 { SOC15_REG_ENTRY(SDMA1, 0, mmSDMA1_STATUS_REG)},
|
| A D | sdma_v2_4.c | 280 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA1, 1); in sdma_v2_4_ring_emit_hdp_flush()
|
| A D | amdgpu_amdkfd_gfx_v9.c | 198 sdma_engine_reg_base = SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
|
| A D | soc15.c | 366 { SOC15_REG_ENTRY(SDMA1, 0, mmSDMA1_STATUS_REG)},
|
| A D | sdma_v3_0.c | 456 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA1, 1); in sdma_v3_0_ring_emit_hdp_flush()
|
| /linux/drivers/gpu/drm/radeon/ |
| A D | cik_sdma.c | 179 ref_and_mask = SDMA1; in cik_sdma_hdp_flush_ring_emit()
|
| A D | cikd.h | 861 #define SDMA1 (1 << 11) macro
|
Completed in 58 milliseconds