Home
last modified time | relevance | path

Searched refs:SOR (Results 1 – 23 of 23) sorted by relevance

/linux/Documentation/devicetree/bindings/display/tegra/
A Dnvidia,tegra124-sor.yaml7 title: NVIDIA Tegra SOR Output Encoder
14 The Serial Output Resource (SOR) can be used to drive HDMI, LVDS, eDP
71 description: index of the SOR interface
93 Each lane of the SOR, identified by the cell's index, is
115 - description: clock input for the SOR hardware
116 - description: SOR output clock
118 - description: reference clock for the SOR clock
121 - description: SOR pad output clock
137 - description: clock input for the SOR hardware
138 - description: SOR output clock
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/engine/disp/
A Doutp.c69 case DCB_OUTPUT_TMDS : *type = SOR; return TMDS; in nvkm_outp_xlat()
70 case DCB_OUTPUT_LVDS : *type = SOR; return LVDS; in nvkm_outp_xlat()
71 case DCB_OUTPUT_DP : *type = SOR; return DP; in nvkm_outp_xlat()
162 ior = nvkm_ior_find(outp->disp, SOR, ffs(outp->info.or) - 1); in nvkm_outp_acquire_or()
318 link = (ior->type == SOR) ? outp->info.sorconf.link : 0; in nvkm_outp_inherit()
A Dmcp77.c41 return nvkm_ior_new_(&mcp77_sor, disp, SOR, id, false); in mcp77_sor_new()
A Dior.c29 [SOR] = "SOR",
A Dmcp89.c56 return nvkm_ior_new_(&mcp89_sor, disp, SOR, id, true); in mcp89_sor_new()
A Dgp100.c55 return nvkm_ior_new_(&gp100_sor, disp, SOR, id, hda & BIT(id)); in gp100_sor_new()
A Dgm107.c82 return nvkm_ior_new_(&gm107_sor, disp, SOR, id, true); in gm107_sor_new()
A Dg94.c180 if (ior->type != SOR) in g94_sor_war_update_sppll1()
306 return nvkm_ior_new_(&g94_sor, disp, SOR, id, false); in g94_sor_new()
A Dga102.c121 return nvkm_ior_new_(&ga102_sor, disp, SOR, id, hda & BIT(id)); in ga102_sor_new()
A Dgk104.c127 return nvkm_ior_new_(&gk104_sor, disp, SOR, id, true); in gk104_sor_new()
A Dg84.c134 return nvkm_ior_new_(&g84_sor, disp, SOR, id, false); in g84_sor_new()
A Dgm200.c165 return nvkm_ior_new_(&gm200_sor, disp, SOR, id, hda & BIT(id)); in gm200_sor_new()
A Dtu102.c104 return nvkm_ior_new_(&tu102_sor, disp, SOR, id, hda & BIT(id)); in tu102_sor_new()
A Dior.h12 SOR, enumerator
A Dnv50.c262 return nvkm_ior_new_(&nv50_sor, disp, SOR, id, false); in nv50_sor_new()
1051 if (ior->type == SOR) { in nv50_disp_super_ied_on()
1286 if (outp && ior->type == SOR && ior->asy.proto == LVDS) { in nv50_disp_super_2_2()
1298 if (ior->type == SOR && ior->asy.proto == DP) in nv50_disp_super_2_2()
1757 ior = nvkm_ior_find(disp, SOR, ffs(outp->info.or) - 1); in nv50_disp_oneinit()
A Dgt215.c236 return nvkm_ior_new_(&gt215_sor, disp, SOR, id, true); in gt215_sor_new()
A Dr535.c599 return nvkm_ior_new_(&r535_sor, disp, SOR, id, true/*XXX: hda cap*/); in r535_sor_new()
724 ior = nvkm_ior_find(disp, SOR, or); in r535_outp_acquire()
794 ior = nvkm_ior_find(disp, SOR, id); in r535_outp_inherit()
A Dgf119.c340 return nvkm_ior_new_(&gf119_sor, disp, SOR, id, true); in gf119_sor_new()
A Dgv100.c230 return nvkm_ior_new_(&gv100_sor, disp, SOR, id, hda & BIT(id)); in gv100_sor_new()
/linux/drivers/gpu/drm/nouveau/dispnv50/
A Dcrcc57d.c26 crc_args |= NVDEF(NVC57D, HEAD_SET_CRC_CONTROL, PRIMARY_CRC, SOR(or)); in crcc57d_set_src()
A Dcrcc37d.c28 crc_args |= NVDEF(NVC37D, HEAD_SET_CRC_CONTROL, PRIMARY_CRC, SOR(or)); in crcc37d_set_src()
A Dcrc907d.c41 crc_args |= NVDEF(NV907D, HEAD_SET_CRC_CONTROL, PRIMARY_OUTPUT, SOR(or)); in crc907d_set_src()
/linux/Documentation/gpu/
A Dtegra.rst80 controllers can drive both DSI outputs and both SOR outputs, the third cannot
117 by the versatile SOR output, which supports eDP, DP and HDMI. The SOR is able

Completed in 44 milliseconds