Home
last modified time | relevance | path

Searched refs:SSPP_DMA1 (Results 1 – 25 of 25) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
A Ddpu_4_1_sdm670.h50 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_3_3_sdm630.h79 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_5_4_sm6125.h86 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_6_2_sc7180.h68 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_6_4_sm6350.h76 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_7_2_sc7280.h73 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_3_2_sdm660.h88 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_3_0_msm8998.h109 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_4_0_sdm845.h107 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_5_2_sm7150.h97 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_5_0_sm8150.h117 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_6_0_sm8250.h115 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_7_0_sm8350.h115 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_9_0_sm8550.h102 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_10_0_sm8650.h102 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_5_1_sc8180x.h116 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_8_1_sm8450.h116 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_8_0_sc8280xp.h115 .name = "sspp_9", .id = SSPP_DMA1,
A Ddpu_9_2_x1e80100.h101 .name = "sspp_9", .id = SSPP_DMA1,
/linux/drivers/gpu/drm/msm/disp/dpu1/
A Ddpu_hw_top.c105 status->sspp[SSPP_DMA1] = (value >> 22) & 0x3; in dpu_hw_get_danger_status()
217 status->sspp[SSPP_DMA1] = (value >> 22) & 0x1; in dpu_hw_get_safe_status()
A Ddpu_hw_mdss.h98 SSPP_DMA1, enumerator
A Ddpu_hw_ctl.c209 case SSPP_DMA1: in dpu_hw_ctl_update_pending_flush_sspp()
471 [SSPP_DMA1] = { { 0, 21, 18 }, { 2, 12 } },
/linux/drivers/gpu/drm/msm/disp/mdp5/
A Dmdp5_cfg.c29 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
199 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
288 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
540 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
A Dmdp5_ctl.c299 case SSPP_DMA1: return MDP5_CTL_LAYER_REG_DMA1(stage); in mdp_ctl_blend_mask()
322 case SSPP_DMA1: return MDP5_CTL_LAYER_EXT_REG_DMA1_BIT3; in mdp_ctl_blend_ext_mask()
450 case SSPP_DMA1: return MDP5_CTL_FLUSH_DMA1; in mdp_ctl_flush_mask_pipe()
A Dmdp5_kms.c610 SSPP_DMA0, SSPP_DMA1, in hwpipe_init() enumerator

Completed in 50 milliseconds