Home
last modified time | relevance | path

Searched refs:SSPP_VIG0 (Results 1 – 25 of 30) sorted by relevance

12

/linux/drivers/gpu/drm/msm/disp/mdp5/
A Dmdp5_cfg.c28 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
117 [SSPP_VIG0] = 1,
198 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
286 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
386 [SSPP_VIG0] = 1, [SSPP_DMA0] = 4,
458 [SSPP_VIG0] = 1, [SSPP_DMA0] = 4,
538 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
757 [SSPP_VIG0] = 1, [SSPP_VIG1] = 9,
A Dmdp5_ctl.c292 case SSPP_VIG0: return MDP5_CTL_LAYER_REG_VIG0(stage); in mdp_ctl_blend_mask()
315 case SSPP_VIG0: return MDP5_CTL_LAYER_EXT_REG_VIG0_BIT3; in mdp_ctl_blend_ext_mask()
443 case SSPP_VIG0: return MDP5_CTL_FLUSH_VIG0; in mdp_ctl_flush_mask_pipe()
/linux/drivers/gpu/drm/msm/disp/dpu1/
A Ddpu_plane.c239 pipe->sspp->idx - SSPP_VIG0, in _dpu_plane_calc_fill_level()
283 pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_lut()
287 trace_dpu_perf_set_qos_luts(pipe->sspp->idx - SSPP_VIG0, in _dpu_plane_set_qos_lut()
292 pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_lut()
296 trace_dpu_perf_set_danger_luts(pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_lut()
303 pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_lut()
328 pdpu->pipe - SSPP_VIG0, in _dpu_plane_set_qos_ctrl()
407 qos_params.num = pipe->sspp->idx - SSPP_VIG0; in _dpu_plane_set_qos_remap()
A Ddpu_hw_top.c96 status->sspp[SSPP_VIG0] = (value >> 4) & 0x3; in dpu_hw_get_danger_status()
208 status->sspp[SSPP_VIG0] = (value >> 4) & 0x1; in dpu_hw_get_safe_status()
A Ddpu_hw_mdss.h89 SSPP_VIG0, enumerator
A Ddpu_hw_ctl.c182 case SSPP_VIG0: in dpu_hw_ctl_update_pending_flush_sspp()
462 [SSPP_VIG0] = { { 0, 0, 0 }, { 3, 0 } },
/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
A Ddpu_4_1_sdm670.h26 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_6_3_sm6115.h39 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_6_5_qcm2290.h39 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_6_9_sm6375.h40 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_3_3_sdm630.h63 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_5_4_sm6125.h70 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_6_2_sc7180.h52 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_6_4_sm6350.h60 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_7_2_sc7280.h57 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_3_2_sdm660.h64 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_3_0_msm8998.h69 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_4_0_sdm845.h67 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_5_2_sm7150.h73 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_5_0_sm8150.h77 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_6_0_sm8250.h75 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_7_0_sm8350.h75 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_9_0_sm8550.h67 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_10_0_sm8650.h67 .name = "sspp_0", .id = SSPP_VIG0,
A Ddpu_5_1_sc8180x.h76 .name = "sspp_0", .id = SSPP_VIG0,

Completed in 29 milliseconds

12