Home
last modified time | relevance | path

Searched refs:SYS_ICC_AP1R0_EL1 (Results 1 – 7 of 7) sorted by relevance

/linux/arch/arm64/include/asm/
A Darch_gicv3.h69 apr = read_sysreg_s(SYS_ICC_AP1R0_EL1); in gic_read_iar_cavium_thunderx()
76 if (likely(apr != read_sysreg_s(SYS_ICC_AP1R0_EL1))) in gic_read_iar_cavium_thunderx()
A Dsysreg.h395 #define SYS_ICC_AP1R0_EL1 SYS_ICC_AP1Rn_EL1(0) macro
/linux/tools/testing/selftests/kvm/aarch64/
A Dvgic_irq.c149 uint64_t reg = read_sysreg_s(SYS_ICC_AP1R0_EL1); in gic_read_ap1r0()
157 write_sysreg_s(val, SYS_ICC_AP1R0_EL1); in gic_write_ap1r0()
/linux/arch/arm64/kvm/
A Dvgic-sys-reg-v3.c313 { SYS_DESC(SYS_ICC_AP1R0_EL1),
A Dsys_regs.c2569 { SYS_DESC(SYS_ICC_AP1R0_EL1), undef_access },
3587 { CP15_SYS_DESC(SYS_ICC_AP1R0_EL1), undef_access },
A Demulate-nested.c1164 SR_TRAP(SYS_ICC_AP1R0_EL1, CGT_ICH_HCR_TALL1),
/linux/tools/arch/arm64/include/asm/
A Dsysreg.h259 #define SYS_ICC_AP1R0_EL1 SYS_ICC_AP1Rn_EL1(0) macro

Completed in 29 milliseconds