Home
last modified time | relevance | path

Searched refs:VCN_HWIP (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
A Ddimgrey_cavefish_reg_init.c42 adev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(VCN0_BASE.instance[i])); in dimgrey_cavefish_reg_base_init()
A Daldebaran_reg_init.c51 adev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(VCN_BASE.instance[i])); in aldebaran_reg_base_init()
A Dumsch_mm_v4_0.c64 if (amdgpu_ip_version(adev, VCN_HWIP, 0) >= IP_VERSION(4, 0, 5)) { in umsch_mm_v4_0_load_microcode()
258 if (amdgpu_ip_version(adev, VCN_HWIP, 0) >= IP_VERSION(4, 0, 5)) { in umsch_mm_v4_0_ring_stop()
306 IP_VERSION_MAJ_MIN_REV(amdgpu_ip_version(adev, VCN_HWIP, 0)); in umsch_mm_v4_0_set_hw_resources()
A Dvega10_reg_init.c43 adev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(VCN_BASE.instance[i])); in vega10_reg_base_init()
A Damdgpu_umsch_mm.h202 uint32_t reg_offset = adev->reg_offset[VCN_HWIP][0][reg##_BASE_IDX] + reg; \
A Damdgpu_umsch_mm.c581 switch (amdgpu_ip_version(adev, VCN_HWIP, 0)) { in amdgpu_umsch_mm_init_microcode()
772 switch (amdgpu_ip_version(adev, VCN_HWIP, 0)) { in umsch_mm_early_init()
A Daqua_vanjaram.c231 case VCN_HWIP: in aqua_vanjaram_logical_to_dev_inst()
281 { VCN_HWIP, adev->vcn.inst_mask }, in aqua_vanjaram_ip_map_init()
A Damdgpu.h711 VCN_HWIP = UVD_HWIP, enumerator
712 JPEG_HWIP = VCN_HWIP,
A Dvcn_v4_0.c151 if (amdgpu_ip_version(adev, VCN_HWIP, 0) == in vcn_v4_0_fw_shared_init()
1944 if (amdgpu_ip_version(adev, VCN_HWIP, 0) == IP_VERSION(4, 0, 2)) in vcn_v4_0_set_unified_ring_funcs()
2299 switch (amdgpu_ip_version(adev, VCN_HWIP, 0)) { in vcn_v4_0_set_ras_funcs()
A Damdgpu_ras.c3371 if (amdgpu_ip_version(adev, VCN_HWIP, 0) == IP_VERSION(2, 6, 0) || in amdgpu_ras_query_ras_capablity_from_vbios()
3372 amdgpu_ip_version(adev, VCN_HWIP, 0) == IP_VERSION(4, 0, 0) || in amdgpu_ras_query_ras_capablity_from_vbios()
3373 amdgpu_ip_version(adev, VCN_HWIP, 0) == IP_VERSION(4, 0, 3)) in amdgpu_ras_query_ras_capablity_from_vbios()
A Dvcn_v2_5.c2098 switch (amdgpu_ip_version(adev, VCN_HWIP, 0)) { in vcn_v2_5_set_ras_funcs()
A Damdgpu_discovery.c2392 switch (amdgpu_ip_version(adev, VCN_HWIP, 0)) { in amdgpu_discovery_set_umsch_mm_ip_blocks()

Completed in 60 milliseconds