Home
last modified time | relevance | path

Searched refs:VGA_HDP_CONTROL (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/gpu/drm/radeon/
A Davivod.h53 #define VGA_HDP_CONTROL 0x328 macro
A Dsid.h74 #define VGA_HDP_CONTROL 0x328 macro
A Dcikd.h435 #define VGA_HDP_CONTROL 0x328 macro
A Drv770.c1029 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); in rv770_mc_program()
A Devergreen.c2671 save->vga_hdp_control = RREG32(VGA_HDP_CONTROL); in evergreen_mc_stop()
2843 WREG32(VGA_HDP_CONTROL, save->vga_hdp_control); in evergreen_mc_resume()
2870 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); in evergreen_mc_program()
A Dr600.c1323 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); in r600_mc_program()
A Dsi.c4143 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); in si_mc_program()
A Dcik.c5292 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE); in cik_mc_program()
/linux/drivers/gpu/drm/amd/amdgpu/
A Dgmc_v7_0.c273 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1); in gmc_v7_0_mc_program()
A Dsid.h75 #define VGA_HDP_CONTROL 0xCA macro
A Dgmc_v8_0.c448 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1); in gmc_v8_0_mc_program()
A Ddce_v8_0.c402 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0); in dce_v8_0_set_vga_render_state()
404 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1); in dce_v8_0_set_vga_render_state()
A Ddce_v10_0.c451 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0); in dce_v10_0_set_vga_render_state()
453 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1); in dce_v10_0_set_vga_render_state()
A Ddce_v11_0.c473 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0); in dce_v11_0_set_vga_render_state()
475 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1); in dce_v11_0_set_vga_render_state()
A Dgmc_v9_0.c2343 WREG32_FIELD15(DCE, 0, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1); in gmc_v9_0_hw_init()

Completed in 812 milliseconds