Searched refs:base_lo (Results 1 – 7 of 7) sorted by relevance
| /linux/arch/x86/kernel/cpu/mtrr/ |
| A D | generic.c | 146 return mtrr->base_lo & MTRR_PHYSBASE_TYPE; in get_var_mtrr_state()
559 rdmsr(MTRRphysBase_MSR(index), vr->base_lo, vr->base_hi); in get_mtrr_var_range()
565 u32 base_lo, u32 base_hi, u32 mask_lo, u32 mask_hi) in fill_mtrr_var_range() argument
571 vr[index].base_lo = base_lo; in fill_mtrr_var_range()
674 mtrr_state.var_ranges[i].base_lo >> 12, in print_mtrr_state()
678 mtrr_attrib_to_str(mtrr_state.var_ranges[i].base_lo & in print_mtrr_state()
808 u32 mask_lo, mask_hi, base_lo, base_hi; in generic_get_mtrr() local
828 rdmsr(MTRRphysBase_MSR(reg), base_lo, base_hi); in generic_get_mtrr()
852 *type = base_lo & MTRR_PHYSBASE_TYPE; in generic_get_mtrr()
1006 vr->base_lo = base << PAGE_SHIFT | type; in generic_set_mtrr()
[all …]
|
| A D | mtrr.h | 54 u32 base_lo, u32 base_hi, u32 mask_lo, u32 mask_hi);
|
| A D | cleanup.c | 165 u32 base_lo, base_hi, mask_lo, mask_hi; in set_var_mtrr() local
181 base_lo = base & ((1ULL<<32) - 1); in set_var_mtrr()
187 fill_mtrr_var_range(reg, base_lo, base_hi, mask_lo, mask_hi); in set_var_mtrr()
|
| /linux/drivers/char/agp/ |
| A D | nvidia-agp.c | 67 u32 base_hi, base_lo; in nvidia_init_iorr() local
76 rdmsr(IORR_BASE0 + 2 * iorr_addr, base_lo, base_hi); in nvidia_init_iorr()
79 if ((base_lo & 0xfffff000) == (base & 0xfffff000)) in nvidia_init_iorr()
92 base_lo = (base & ~0xfff) | 0x18; in nvidia_init_iorr()
95 wrmsr(IORR_BASE0 + 2 * iorr_addr, base_lo, base_hi); in nvidia_init_iorr()
|
| /linux/arch/x86/include/uapi/asm/ |
| A D | mtrr.h | 71 __u32 base_lo; member
|
| /linux/arch/x86/xen/ |
| A D | enlighten_pv.c | 161 var[reg].base_lo = op.u.read_memtype.type; in xen_set_mtrr_data()
162 var[reg].base_lo |= op.u.read_memtype.mfn << PAGE_SHIFT; in xen_set_mtrr_data()
|
| /linux/drivers/net/ethernet/agere/ |
| A D | et131x.c | 1574 u32 __iomem *base_lo; in et131x_config_rx_dma_regs() local
1582 base_lo = &rx_dma->fbr0_base_lo; in et131x_config_rx_dma_regs()
1588 base_lo = &rx_dma->fbr1_base_lo; in et131x_config_rx_dma_regs()
1602 writel(lower_32_bits(fbr->ring_physaddr), base_lo); in et131x_config_rx_dma_regs()
|
Completed in 37 milliseconds