Home
last modified time | relevance | path

Searched refs:clk_type (Results 1 – 25 of 49) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/
A Ddm_services_types.h82 #define DC_DECODE_PP_CLOCK_TYPE(clk_type) \ argument
83 (clk_type) == DM_PP_CLOCK_TYPE_DISPLAY_CLK ? "Display" : \
84 (clk_type) == DM_PP_CLOCK_TYPE_ENGINE_CLK ? "Engine" : \
85 (clk_type) == DM_PP_CLOCK_TYPE_MEMORY_CLK ? "Memory" : \
86 (clk_type) == DM_PP_CLOCK_TYPE_DCFCLK ? "DCF" : \
87 (clk_type) == DM_PP_CLOCK_TYPE_DCEFCLK ? "DCEF" : \
88 (clk_type) == DM_PP_CLOCK_TYPE_SOCCLK ? "SoC" : \
89 (clk_type) == DM_PP_CLOCK_TYPE_PIXELCLK ? "Pixel" : \
91 (clk_type) == DM_PP_CLOCK_TYPE_DPPCLK ? "DPP" : \
92 (clk_type) == DM_PP_CLOCK_TYPE_FCLK ? "F" : \
[all …]
A Ddm_services.h192 enum dm_pp_clock_type clk_type,
197 enum dm_pp_clock_type clk_type,
202 enum dm_pp_clock_type clk_type,
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
A Dsmu_v14_0_0_ppt.c640 switch (clk_type) { in smu_v14_0_1_get_dpm_freq_by_index()
694 switch (clk_type) { in smu_v14_0_0_get_dpm_freq_by_index()
735 else if (clk_type != SMU_VCLK1 && clk_type != SMU_DCLK1) in smu_v14_0_common_get_dpm_freq_by_index()
746 switch (clk_type) { in smu_v14_0_0_clk_dpm_is_enabled()
849 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v14_0_1_get_dpm_ultimate_freq()
883 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v14_0_1_get_dpm_ultimate_freq()
965 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v14_0_0_get_dpm_ultimate_freq()
997 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v14_0_0_get_dpm_ultimate_freq()
1015 else if (clk_type != SMU_VCLK1 && clk_type != SMU_DCLK1) in smu_v14_0_common_get_dpm_ultimate_freq()
1027 switch (clk_type) { in smu_v14_0_0_get_current_clk_freq()
[all …]
A Dsmu_v14_0.c1042 switch (clk_type) { in smu_v14_0_get_dpm_ultimate_freq()
1070 clk_type); in smu_v14_0_get_dpm_ultimate_freq()
1103 enum smu_clk_type clk_type, in smu_v14_0_set_soft_freq_limited_range() argument
1115 clk_type); in smu_v14_0_set_soft_freq_limited_range()
1155 clk_type); in smu_v14_0_set_hard_freq_limited_range()
1381 clk_type); in smu_v14_0_get_dpm_freq_by_index()
1400 enum smu_clk_type clk_type, in smu_v14_0_get_dpm_level_count() argument
1426 clk_type); in smu_v14_0_get_fine_grained_status()
1457 clk_type, in smu_v14_0_set_single_dpm_table()
1465 clk_type, in smu_v14_0_set_single_dpm_table()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Dsmu_v13_0_5_ppt.c598 switch (clk_type) { in smu_v13_0_5_get_current_clk_freq()
629 switch (clk_type) { in smu_v13_0_5_get_dpm_level_count()
662 switch (clk_type) { in smu_v13_0_5_get_dpm_freq_by_index()
701 switch (clk_type) { in smu_v13_0_5_clk_dpm_is_enabled()
750 switch (clk_type) { in smu_v13_0_5_get_dpm_ultimate_freq()
772 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v13_0_5_get_dpm_ultimate_freq()
802 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v13_0_5_get_dpm_ultimate_freq()
826 switch (clk_type) { in smu_v13_0_5_set_soft_freq_limited_range()
867 switch (clk_type) { in smu_v13_0_5_print_clk_levels()
942 switch (clk_type) { in smu_v13_0_5_force_clk_levels()
[all …]
A Dsmu_v13_0_4_ppt.c394 switch (clk_type) { in smu_v13_0_4_get_current_clk_freq()
434 switch (clk_type) { in smu_v13_0_4_get_dpm_freq_by_index()
474 switch (clk_type) { in smu_v13_0_4_get_dpm_level_count()
506 switch (clk_type) { in smu_v13_0_4_print_clk_levels()
726 switch (clk_type) { in smu_v13_0_4_clk_dpm_is_enabled()
775 switch (clk_type) { in smu_v13_0_4_get_dpm_ultimate_freq()
796 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v13_0_4_get_dpm_ultimate_freq()
827 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in smu_v13_0_4_get_dpm_ultimate_freq()
850 switch (clk_type) { in smu_v13_0_4_set_soft_freq_limited_range()
897 switch (clk_type) { in smu_v13_0_4_force_clk_levels()
[all …]
A Dyellow_carp_ppt.c729 switch (clk_type) { in yellow_carp_get_current_clk_freq()
763 switch (clk_type) { in yellow_carp_get_dpm_level_count()
796 switch (clk_type) { in yellow_carp_get_dpm_freq_by_index()
835 switch (clk_type) { in yellow_carp_clk_dpm_is_enabled()
906 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in yellow_carp_get_dpm_ultimate_freq()
936 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK) { in yellow_carp_get_dpm_ultimate_freq()
961 switch (clk_type) { in yellow_carp_set_soft_freq_limited_range()
1008 switch (clk_type) { in yellow_carp_get_umd_pstate_clk_default()
1048 switch (clk_type) { in yellow_carp_print_clk_levels()
1124 switch (clk_type) { in yellow_carp_force_clk_levels()
[all …]
A Dsmu_v13_0.c1090 switch (clk_type) { in smu_v13_0_display_clock_voltage_request()
1576 clk_type); in smu_v13_0_get_dpm_ultimate_freq()
1621 clk_type); in smu_v13_0_set_soft_freq_limited_range()
1661 clk_type); in smu_v13_0_set_hard_freq_limited_range()
1889 switch (clk_type) { in smu_v13_0_get_boot_freq_by_index()
1932 clk_type); in smu_v13_0_get_dpm_freq_by_index()
1951 enum smu_clk_type clk_type, in smu_v13_0_get_dpm_level_count() argument
1980 clk_type); in smu_v13_0_get_fine_grained_status()
2011 clk_type, in smu_v13_0_set_single_dpm_table()
2020 clk_type, in smu_v13_0_set_single_dpm_table()
[all …]
A Dsmu_v13_0_6_ppt.c260 enum smu_clk_type clk_type; member
656 switch (clk_type) { in smu_v13_0_6_get_dpm_ultimate_freq()
696 if (!(clk_type == SMU_GFXCLK || clk_type == SMU_SCLK)) { in smu_v13_0_6_get_dpm_ultimate_freq()
707 if (clk_type == SMU_GFXCLK || clk_type == SMU_SCLK) in smu_v13_0_6_get_dpm_ultimate_freq()
718 if (clk_type == SMU_GFXCLK || clk_type == SMU_SCLK) in smu_v13_0_6_get_dpm_ultimate_freq()
731 enum smu_clk_type clk_type, in smu_v13_0_6_get_dpm_level_count() argument
1037 switch (clk_type) { in smu_v13_0_6_get_current_clk_freq_by_table()
1771 if (clk_type != SMU_GFXCLK && clk_type != SMU_SCLK && in smu_v13_0_6_set_soft_freq_limited_range()
1772 clk_type != SMU_UCLK) in smu_v13_0_6_set_soft_freq_limited_range()
1786 if (clk_type == SMU_GFXCLK) { in smu_v13_0_6_set_soft_freq_limited_range()
[all …]
/linux/drivers/clk/imx/
A Dclk-scu.h34 int num_parents, u32 rsrc_id, u8 clk_type);
38 u32 rsrc_id, u8 clk_type);
52 u8 clk_type) in imx_clk_scu() argument
54 return imx_clk_scu_alloc_dev(name, NULL, 0, rsrc_id, clk_type); in imx_clk_scu()
58 int num_parents, u32 rsrc_id, u8 clk_type) in imx_clk_scu2() argument
60 return imx_clk_scu_alloc_dev(name, parents, num_parents, rsrc_id, clk_type); in imx_clk_scu2()
A Dclk-scu.c33 u8 clk_type; member
52 u8 clk_type; member
243 msg.data.req.clk = clk->clk_type; in clk_scu_recalc_rate()
334 msg.clk = clk->clk_type; in clk_scu_set_rate()
379 msg.clk = clk->clk_type; in clk_scu_set_parent()
483 clk->clk_type = clk_type; in __imx_clk_scu()
529 if (clk->clk_type == idx) in imx_scu_of_clk_src_get()
559 clk->rsrc, clk->clk_type); in imx_clk_scu_probe()
575 clk->clk_type); in imx_clk_scu_probe()
694 .clk_type = clk_type, in imx_clk_scu_alloc_dev()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/
A Drenoir_ppt.c210 switch (clk_type) { in renoir_get_dpm_clk_limited()
290 switch (clk_type) { in renoir_get_dpm_ultimate_freq()
325 switch (clk_type) { in renoir_get_dpm_ultimate_freq()
353 switch (clk_type) { in renoir_get_dpm_ultimate_freq()
511 switch (clk_type) { in renoir_print_clk_levels()
587 switch (clk_type) { in renoir_print_clk_levels()
595 idx = (clk_type == SMU_FCLK || clk_type == SMU_MCLK) ? (count - i - 1) : i; in renoir_print_clk_levels()
704 clk_type = clks[i]; in renoir_force_dpm_limit_value()
737 clk_type = clk_feature_map[i].clk_type; in renoir_unforce_dpm_levels()
805 switch (clk_type) { in renoir_force_clk_levels()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/
A Damdgpu_smu.c141 clk_type, in smu_set_soft_freq_range()
160 clk_type, in smu_get_dpm_freq_range()
477 enum smu_clk_type clk_type; in smu_restore_dpm_user_profile() local
479 for (clk_type = 0; clk_type < SMU_CLK_COUNT; clk_type++) { in smu_restore_dpm_user_profile()
2453 enum smu_clk_type clk_type; in smu_force_ppclk_levels() local
2836 enum smu_clk_type clk_type; in smu_convert_to_smuclk() local
2885 return clk_type; in smu_convert_to_smuclk()
3200 clk_type = SMU_GFXCLK; in smu_get_clock_by_type_with_latency()
3203 clk_type = SMU_MCLK; in smu_get_clock_by_type_with_latency()
3206 clk_type = SMU_DCEFCLK; in smu_get_clock_by_type_with_latency()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Dvangogh_ppt.c525 switch (clk_type) { in vangogh_get_dpm_clk_limited()
578 switch (clk_type) { in vangogh_print_legacy_clk_levels()
633 switch (clk_type) { in vangogh_print_legacy_clk_levels()
681 switch (clk_type) { in vangogh_print_clk_levels()
743 switch (clk_type) { in vangogh_print_clk_levels()
862 switch (clk_type) { in vangogh_clk_dpm_is_enabled()
903 switch (clk_type) { in vangogh_get_dpm_ultimate_freq()
948 switch (clk_type) { in vangogh_get_dpm_ultimate_freq()
1105 switch (clk_type) { in vangogh_set_soft_freq_limited_range()
1187 switch (clk_type) { in vangogh_force_clk_levels()
[all …]
A Dcyan_skillfish_ppt.c260 enum smu_clk_type clk_type, in cyan_skillfish_get_current_clk_freq() argument
265 switch (clk_type) { in cyan_skillfish_get_current_clk_freq()
291 enum smu_clk_type clk_type, in cyan_skillfish_print_clk_levels() argument
300 switch (clk_type) { in cyan_skillfish_print_clk_levels()
327 ret = cyan_skillfish_get_current_clk_freq(smu, clk_type, &cur_value); in cyan_skillfish_print_clk_levels()
334 ret = cyan_skillfish_get_current_clk_freq(smu, clk_type, &cur_value); in cyan_skillfish_print_clk_levels()
536 enum smu_clk_type clk_type, in cyan_skillfish_get_dpm_ultimate_freq() argument
543 switch (clk_type) { in cyan_skillfish_get_dpm_ultimate_freq()
550 ret = cyan_skillfish_get_current_clk_freq(smu, clk_type, &low); in cyan_skillfish_get_dpm_ultimate_freq()
A Dsmu_v11_0.c1060 switch (clk_type) { in smu_v11_0_display_clock_voltage_request()
1712 switch (clk_type) { in smu_v11_0_get_dpm_ultimate_freq()
1740 clk_type); in smu_v11_0_get_dpm_ultimate_freq()
1776 clk_type); in smu_v11_0_set_soft_freq_limited_range()
1816 clk_type); in smu_v11_0_set_hard_freq_limited_range()
1973 clk_type); in smu_v11_0_get_dpm_freq_by_index()
2000 clk_type, in smu_v11_0_get_dpm_level_count()
2014 clk_type, in smu_v11_0_set_single_dpm_table()
2023 clk_type, in smu_v11_0_set_single_dpm_table()
2057 clk_type, in smu_v11_0_get_dpm_level_range()
[all …]
A Dnavi10_ppt.c1182 enum smu_clk_type clk_type, in navi10_get_current_clk_freq_by_table() argument
1190 clk_type); in navi10_get_current_clk_freq_by_table()
1230 clk_type); in navi10_is_support_fine_grained_dpm()
1256 enum smu_clk_type clk_type, in navi10_emit_clk_levels() argument
1275 switch (clk_type) { in navi10_emit_clk_levels()
1300 clk_type, i, &value); in navi10_emit_clk_levels()
1315 clk_type, in navi10_emit_clk_levels()
1486 switch (clk_type) { in navi10_print_clk_levels()
1667 switch (clk_type) { in navi10_force_clk_levels()
1799 enum smu_clk_type clk_type, in navi10_get_clock_by_type_with_latency() argument
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
A Dsmu_v11_0.h254 int smu_v11_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type,
257 int smu_v11_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type,
261 enum smu_clk_type clk_type,
272 enum smu_clk_type clk_type,
277 enum smu_clk_type clk_type,
281 enum smu_clk_type clk_type,
285 enum smu_clk_type clk_type,
A Dsmu_v13_0.h218 int smu_v13_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type,
221 int smu_v13_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type,
225 enum smu_clk_type clk_type,
236 enum smu_clk_type clk_type,
240 enum smu_clk_type clk_type, uint16_t level,
303 enum smu_clk_type clk_type,
A Dsmu_v14_0.h185 int smu_v14_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type,
188 int smu_v14_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type,
192 enum smu_clk_type clk_type,
203 enum smu_clk_type clk_type,
A Damdgpu_smu.h666 int (*print_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, char *buf);
679 …int (*emit_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, char *buf, int *offset…
687 int (*force_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t mask);
710 enum smu_clk_type clk_type,
1257 …int (*get_dpm_ultimate_freq)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t *min, u…
1263 …int (*set_soft_freq_limited_range)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t m…
1602 int smu_get_dpm_freq_range(struct smu_context *smu, enum smu_clk_type clk_type,
1605 int smu_set_soft_freq_range(struct smu_context *smu, enum smu_clk_type clk_type,
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm_pp_smu.c111 enum dm_pp_clock_type clk_type, in get_default_clock_levels() argument
120 switch (clk_type) { in get_default_clock_levels()
294 enum dm_pp_clock_type clk_type, in dm_pp_get_clock_levels_by_type() argument
303 dc_to_pp_clock_type(clk_type), &pp_clks)) { in dm_pp_get_clock_levels_by_type()
305 get_default_clock_levels(clk_type, dc_clks); in dm_pp_get_clock_levels_by_type()
309 pp_to_dc_clock_levels(&pp_clks, dc_clks, clk_type); in dm_pp_get_clock_levels_by_type()
332 if (clk_type == DM_PP_CLOCK_TYPE_ENGINE_CLK) { in dm_pp_get_clock_levels_by_type()
361 enum dm_pp_clock_type clk_type, in dm_pp_get_clock_levels_by_type_with_latency() argument
369 dc_to_pp_clock_type(clk_type), in dm_pp_get_clock_levels_by_type_with_latency()
381 enum dm_pp_clock_type clk_type, in dm_pp_get_clock_levels_by_type_with_voltage() argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce120/
A Ddce120_clk_mgr.c98 clock_voltage_req.clk_type = DM_PP_CLOCK_TYPE_DISPLAY_CLK; in dce12_update_clocks()
113 clock_voltage_req.clk_type = DM_PP_CLOCK_TYPE_DISPLAYPHYCLK; in dce12_update_clocks()
/linux/drivers/input/
A Devdev.c49 enum input_clock_type clk_type; member
146 struct timespec64 ts = ktime_to_timespec64(ev_time[client->clk_type]); in __evdev_queue_syn_dropped()
177 enum input_clock_type clk_type; in evdev_set_clk_type() local
182 clk_type = INPUT_CLK_REAL; in evdev_set_clk_type()
185 clk_type = INPUT_CLK_MONO; in evdev_set_clk_type()
188 clk_type = INPUT_CLK_BOOT; in evdev_set_clk_type()
194 if (client->clk_type != clk_type) { in evdev_set_clk_type()
195 client->clk_type = clk_type; in evdev_set_clk_type()
256 ts = ktime_to_timespec64(ev_time[client->clk_type]); in evdev_pass_values()
/linux/drivers/phy/
A Dphy-xgene.c706 enum clk_type_t clk_type) in xgene_phy_cfg_cmu_clk_type() argument
719 if (clk_type == CLK_EXT_DIFF) { in xgene_phy_cfg_cmu_clk_type()
729 } else if (clk_type == CLK_INT_DIFF) { in xgene_phy_cfg_cmu_clk_type()
739 } else if (clk_type == CLK_INT_SING) { in xgene_phy_cfg_cmu_clk_type()
760 enum clk_type_t clk_type) in xgene_phy_sata_cfg_cmu_core() argument
806 if (clk_type == CLK_EXT_DIFF) in xgene_phy_sata_cfg_cmu_core()
1137 enum clk_type_t clk_type) in xgene_phy_cal_rdy_chk() argument
1237 enum clk_type_t clk_type) in xgene_phy_pdwn_force_vco() argument
1254 enum clk_type_t clk_type, int ssc_enable) in xgene_phy_hw_init_sata() argument
1308 xgene_phy_pdwn_force_vco(ctx, PHY_CMU, clk_type); in xgene_phy_hw_init_sata()
[all …]

Completed in 673 milliseconds

12