| /linux/drivers/gpu/drm/amd/display/dmub/src/ |
| A D | dmub_dcn30.c | 89 const struct dmub_window *cw1) in dmub_dcn30_backdoor_load() argument
109 dmub_dcn30_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn30_backdoor_load()
113 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn30_backdoor_load()
115 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn30_backdoor_load()
|
| A D | dmub_dcn32.c | 153 const struct dmub_window *cw1) in dmub_dcn32_backdoor_load() argument
171 dmub_dcn32_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn32_backdoor_load()
175 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn32_backdoor_load()
177 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn32_backdoor_load()
186 const struct dmub_window *cw1) in dmub_dcn32_backdoor_load_zfb_mode() argument
201 offset = cw1->offset; in dmub_dcn32_backdoor_load_zfb_mode()
205 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn32_backdoor_load_zfb_mode()
207 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn32_backdoor_load_zfb_mode()
|
| A D | dmub_dcn35.c | 174 const struct dmub_window *cw1) in dmub_dcn35_backdoor_load() argument
190 dmub_dcn35_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn35_backdoor_load()
194 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn35_backdoor_load()
196 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn35_backdoor_load()
205 const struct dmub_window *cw1) in dmub_dcn35_backdoor_load_zfb_mode() argument
217 offset = cw1->offset; in dmub_dcn35_backdoor_load_zfb_mode()
220 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn35_backdoor_load_zfb_mode()
222 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn35_backdoor_load_zfb_mode()
|
| A D | dmub_dcn401.c | 127 const struct dmub_window *cw1) in dmub_dcn401_backdoor_load() argument
145 dmub_dcn401_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn401_backdoor_load()
149 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn401_backdoor_load()
151 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn401_backdoor_load()
160 const struct dmub_window *cw1) in dmub_dcn401_backdoor_load_zfb_mode() argument
175 offset = cw1->offset; in dmub_dcn401_backdoor_load_zfb_mode()
179 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn401_backdoor_load_zfb_mode()
181 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn401_backdoor_load_zfb_mode()
|
| A D | dmub_dcn30.h | 39 const struct dmub_window *cw1);
|
| A D | dmub_dcn20.c | 156 const struct dmub_window *cw1) in dmub_dcn20_backdoor_load() argument
176 dmub_dcn20_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn20_backdoor_load()
180 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn20_backdoor_load()
182 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn20_backdoor_load()
|
| A D | dmub_dcn31.c | 154 const struct dmub_window *cw1) in dmub_dcn31_backdoor_load() argument
172 dmub_dcn31_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn31_backdoor_load()
176 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn31_backdoor_load()
178 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn31_backdoor_load()
|
| A D | dmub_srv.c | 626 struct dmub_window cw0, cw1, cw2, cw3, cw4, cw5, cw6, region6; in dmub_srv_hw_init() local
652 cw1.offset.quad_part = stack_fb->gpu_addr; in dmub_srv_hw_init()
653 cw1.region.base = DMUB_CW1_BASE; in dmub_srv_hw_init()
654 cw1.region.top = cw1.region.base + stack_fb->size - 1; in dmub_srv_hw_init()
669 dmub->hw_funcs.backdoor_load_zfb_mode(dmub, &cw0, &cw1); in dmub_srv_hw_init()
671 dmub->hw_funcs.backdoor_load(dmub, &cw0, &cw1); in dmub_srv_hw_init()
|
| A D | dmub_dcn32.h | 198 const struct dmub_window *cw1);
202 const struct dmub_window *cw1);
|
| A D | dmub_dcn35.h | 211 const struct dmub_window *cw1);
215 const struct dmub_window *cw1);
|
| A D | dmub_dcn401.h | 207 const struct dmub_window *cw1);
211 const struct dmub_window *cw1);
|
| A D | dmub_dcn20.h | 193 const struct dmub_window *cw1);
|
| A D | dmub_dcn31.h | 195 const struct dmub_window *cw1);
|
| /linux/drivers/gpu/drm/amd/display/dmub/ |
| A D | dmub_srv.h | 382 const struct dmub_window *cw1);
386 const struct dmub_window *cw1);
|