Searched refs:dc_mode_limit (Results 1 – 7 of 7) sorted by relevance
111 if (config->use_clock_dc_limits && dc_bw_params->dc_mode_limit.dcfclk_mhz && in dml21_apply_soc_bb_overrides()112 dc_clk_table->entries[i].dcfclk_mhz > dc_bw_params->dc_mode_limit.dcfclk_mhz) { in dml21_apply_soc_bb_overrides()134 if (config->use_clock_dc_limits && dc_bw_params->dc_mode_limit.fclk_mhz && in dml21_apply_soc_bb_overrides()135 dc_clk_table->entries[i].fclk_mhz > dc_bw_params->dc_mode_limit.fclk_mhz) { in dml21_apply_soc_bb_overrides()157 if (config->use_clock_dc_limits && dc_bw_params->dc_mode_limit.memclk_mhz && in dml21_apply_soc_bb_overrides()158 dc_clk_table->entries[i].memclk_mhz > dc_bw_params->dc_mode_limit.memclk_mhz) { in dml21_apply_soc_bb_overrides()180 if (config->use_clock_dc_limits && dc_bw_params->dc_mode_limit.dispclk_mhz && in dml21_apply_soc_bb_overrides()203 if (config->use_clock_dc_limits && dc_bw_params->dc_mode_limit.dppclk_mhz && in dml21_apply_soc_bb_overrides()204 dc_clk_table->entries[i].dppclk_mhz > dc_bw_params->dc_mode_limit.dppclk_mhz) { in dml21_apply_soc_bb_overrides()226 if (config->use_clock_dc_limits && dc_bw_params->dc_mode_limit.dtbclk_mhz && in dml21_apply_soc_bb_overrides()[all …]
241 if (num_entries_per_clk->num_dcfclk_levels && clk_mgr_base->bw_params->dc_mode_limit.dcfclk_mhz == in dcn401_init_clocks()243 clk_mgr_base->bw_params->dc_mode_limit.dcfclk_mhz = 0; in dcn401_init_clocks()250 if (num_entries_per_clk->num_socclk_levels && clk_mgr_base->bw_params->dc_mode_limit.socclk_mhz == in dcn401_init_clocks()252 clk_mgr_base->bw_params->dc_mode_limit.socclk_mhz = 0; in dcn401_init_clocks()260 if (num_entries_per_clk->num_dtbclk_levels && clk_mgr_base->bw_params->dc_mode_limit.dtbclk_mhz == in dcn401_init_clocks()262 clk_mgr_base->bw_params->dc_mode_limit.dtbclk_mhz = 0; in dcn401_init_clocks()270 …if (num_entries_per_clk->num_dispclk_levels && clk_mgr_base->bw_params->dc_mode_limit.dispclk_mhz … in dcn401_init_clocks()272 clk_mgr_base->bw_params->dc_mode_limit.dispclk_mhz = 0; in dcn401_init_clocks()1530 clk_mgr_base->bw_params->dc_mode_limit.memclk_mhz = 0; in dcn401_get_memclk_states_from_smu()1537 if (num_entries_per_clk->num_fclk_levels && clk_mgr_base->bw_params->dc_mode_limit.fclk_mhz == in dcn401_get_memclk_states_from_smu()[all …]
194 …clk_mgr_base->bw_params->dc_mode_limit.dcfclk_mhz = dcn30_smu_get_dc_mode_max_dpm_freq(clk_mgr, PP… in dcn32_init_clocks()200 …clk_mgr_base->bw_params->dc_mode_limit.socclk_mhz = dcn30_smu_get_dc_mode_max_dpm_freq(clk_mgr, PP… in dcn32_init_clocks()207 clk_mgr_base->bw_params->dc_mode_limit.dtbclk_mhz = in dcn32_init_clocks()218 if (clk_mgr_base->bw_params->dc_mode_limit.dispclk_mhz > 1950) in dcn32_init_clocks()219 clk_mgr_base->bw_params->dc_mode_limit.dispclk_mhz = 1950; in dcn32_init_clocks()226 …clk_mgr_base->bw_params->dc_mode_limit.dppclk_mhz = dcn30_smu_get_dc_mode_max_dpm_freq(clk_mgr, PP… in dcn32_init_clocks()228 if (clk_mgr_base->bw_params->dc_mode_limit.dppclk_mhz > 1950) in dcn32_init_clocks()229 clk_mgr_base->bw_params->dc_mode_limit.dppclk_mhz = 1950; in dcn32_init_clocks()1039 …clk_mgr_base->bw_params->dc_mode_limit.memclk_mhz = dcn30_smu_get_dc_mode_max_dpm_freq(clk_mgr, PP… in dcn32_get_memclk_states_from_smu()1040 …clk_mgr_base->bw_params->dc_mode_softmax_memclk = clk_mgr_base->bw_params->dc_mode_limit.memclk_mh… in dcn32_get_memclk_states_from_smu()[all …]
382 if (bw_params->clk_table.entries[i].memclk_mhz <= bw_params->dc_mode_limit.memclk_mhz) in build_synthetic_soc_states()387 if (bw_params->clk_table.entries[i].fclk_mhz <= bw_params->dc_mode_limit.fclk_mhz) in build_synthetic_soc_states()392 if (bw_params->clk_table.entries[i].dcfclk_mhz <= bw_params->dc_mode_limit.dcfclk_mhz) in build_synthetic_soc_states()399 override_max_clk_values(&bw_params->dc_mode_limit, &max_clk_data); in build_synthetic_soc_states()
258 struct clk_limit_table_entry dc_mode_limit; member
231 …table.num_entries_per_clk.num_dcfclk_levels && dc->clk_mgr->bw_params->dc_mode_limit.dcfclk_mhz) || in dcn401_init_hw()232 …ble.num_entries_per_clk.num_dispclk_levels && dc->clk_mgr->bw_params->dc_mode_limit.dispclk_mhz) || in dcn401_init_hw()233 …table.num_entries_per_clk.num_dtbclk_levels && dc->clk_mgr->bw_params->dc_mode_limit.dtbclk_mhz) || in dcn401_init_hw()234 …clk_table.num_entries_per_clk.num_fclk_levels && dc->clk_mgr->bw_params->dc_mode_limit.fclk_mhz) || in dcn401_init_hw()235 …table.num_entries_per_clk.num_memclk_levels && dc->clk_mgr->bw_params->dc_mode_limit.memclk_mhz) || in dcn401_init_hw()236 …k_table.num_entries_per_clk.num_socclk_levels && dc->clk_mgr->bw_params->dc_mode_limit.socclk_mhz); in dcn401_init_hw()
2834 if (bw_params->clk_table.entries[i].memclk_mhz <= bw_params->dc_mode_limit.memclk_mhz) in build_synthetic_soc_states()2839 if (bw_params->clk_table.entries[i].fclk_mhz <= bw_params->dc_mode_limit.fclk_mhz) in build_synthetic_soc_states()2844 if (bw_params->clk_table.entries[i].dcfclk_mhz <= bw_params->dc_mode_limit.dcfclk_mhz) in build_synthetic_soc_states()2851 override_max_clk_values(&bw_params->dc_mode_limit, &max_clk_data); in build_synthetic_soc_states()
Completed in 30 milliseconds