Home
last modified time | relevance | path

Searched refs:gtpu_dw_0 (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/
A Ddr_ste.c979 spec->gtpu_dw_0 = IFC_GET_CLR(fte_match_set_misc3, mask, gtpu_dw_0, clr); in dr_ste_copy_mask_misc3()
A Ddr_ste_v0.c1836 DR_STE_SET_FLEX_PARSER_FIELD(tag, gtpu_dw_0, sb->caps, &value->misc3); in dr_ste_v0_build_tnl_gtpu_flex_parser_0_tag()
1863 DR_STE_SET_FLEX_PARSER_FIELD(tag, gtpu_dw_0, sb->caps, &value->misc3); in dr_ste_v0_build_tnl_gtpu_flex_parser_1_tag()
A Ddr_matcher.c189 return mask->misc3.gtpu_dw_0 && in dr_mask_is_tnl_gtpu_dw_0()
A Ddr_ste_v1.c2184 DR_STE_SET_FLEX_PARSER_FIELD(tag, gtpu_dw_0, sb->caps, &value->misc3); in dr_ste_v1_build_tnl_gtpu_flex_parser_0_tag()
2211 DR_STE_SET_FLEX_PARSER_FIELD(tag, gtpu_dw_0, sb->caps, &value->misc3); in dr_ste_v1_build_tnl_gtpu_flex_parser_1_tag()
A Ddr_types.h784 u32 gtpu_dw_0; member
/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/
A Dmlx5hws_definer.c1310 if (HWS_IS_FLD_SET(match_param, misc_parameters_3.gtpu_dw_0)) { in hws_definer_conv_misc3()
1322 HWS_CALC_HDR_SRC(fc, misc_parameters_3.gtpu_dw_0); in hws_definer_conv_misc3()
/linux/include/linux/mlx5/
A Dmlx5_ifc.h737 u8 gtpu_dw_0[0x20]; member

Completed in 844 milliseconds