Home
last modified time | relevance | path

Searched refs:ivpu_err (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/accel/ivpu/
A Divpu_pm.c66 ivpu_err(vdev, "Failed to shutdown NPU: %d\n", ret); in ivpu_suspend()
81 ivpu_err(vdev, "Failed to power up HW: %d\n", ret); in ivpu_resume()
87 ivpu_err(vdev, "Failed to resume MMU: %d\n", ret); in ivpu_resume()
107 ivpu_err(vdev, "Failed to resume the FW: %d\n", ret); in ivpu_resume()
124 ivpu_err(vdev, "Failed to resume NPU: %d\n", ret); in ivpu_pm_recovery_work()
139 ivpu_err(vdev, "Failed to resume NPU: %d\n", ret); in ivpu_pm_recovery_work()
151 ivpu_err(vdev, "Recovery triggered by %s\n", reason); in ivpu_pm_trigger_recovery()
159 ivpu_err(vdev, "Recovery not available on FPGA\n"); in ivpu_pm_trigger_recovery()
229 ivpu_err(vdev, "Failed to resume: %d\n", ret); in ivpu_pm_resume_cb()
252 ivpu_err(vdev, "NPU is not idle before autosuspend\n"); in ivpu_pm_runtime_suspend_cb()
[all …]
A Divpu_hw_btrs.c139 ivpu_err(vdev, "Fuse: invalid (0x%x)\n", fuse); in read_tile_config_fuse()
360 ivpu_err(vdev, "Timed out waiting for PLL lock\n"); in ivpu_hw_btrs_wp_drive()
442 ivpu_err(vdev, "Failed to enable D0i3: %d\n", ret); in ivpu_hw_btrs_d0i3_enable()
458 ivpu_err(vdev, "Failed to disable D0i3: %d\n", ret); in ivpu_hw_btrs_d0i3_disable()
487 ivpu_err(vdev, "Timed out waiting for TRIGGER bit\n"); in ip_reset_mtl()
511 ivpu_err(vdev, "Wait for *_TRIGGER timed out\n"); in ip_reset_lnl()
676 ivpu_err(vdev, "IMR_ERR_CFI0 LOW: 0x%08x HIGH: 0x%08x", in ivpu_hw_btrs_irq_handler_lnl()
684 ivpu_err(vdev, "IMR_ERR_CFI1 LOW: 0x%08x HIGH: 0x%08x", in ivpu_hw_btrs_irq_handler_lnl()
886 ivpu_err(vdev, "IMR_ERR_CFI0 LOW: 0x%08x HIGH: 0x%08x\n", in diagnose_failure_lnl()
891 ivpu_err(vdev, "IMR_ERR_CFI1 LOW: 0x%08x HIGH: 0x%08x\n", in diagnose_failure_lnl()
[all …]
A Divpu_hw.c152 ivpu_err(vdev, "Failed to enable workpoint: %d\n", ret); in ivpu_hw_power_up()
165 ivpu_err(vdev, "Failed to configure host SS: %d\n", ret); in ivpu_hw_power_up()
173 ivpu_err(vdev, "Timed out waiting for clock resource own ACK\n"); in ivpu_hw_power_up()
179 ivpu_err(vdev, "Failed to enable power domain: %d\n", ret); in ivpu_hw_power_up()
185 ivpu_err(vdev, "Failed to enable AXI: %d\n", ret); in ivpu_hw_power_up()
194 ivpu_err(vdev, "Failed to enable TOP NOC: %d\n", ret); in ivpu_hw_power_up()
210 ivpu_err(vdev, "Failed to reset NPU IP\n"); in ivpu_hw_reset()
215 ivpu_err(vdev, "Failed to disable workpoint\n"); in ivpu_hw_reset()
232 ivpu_err(vdev, "Failed to reset NPU\n"); in ivpu_hw_power_down()
237 ivpu_err(vdev, "Failed to enter D0I3\n"); in ivpu_hw_power_down()
[all …]
A Divpu_fw.c90 ivpu_err(vdev, "Failed to request firmware: %d\n", ret); in ivpu_fw_request()
145 ivpu_err(vdev, "Firmware file is too small: %zu\n", fw->file->size); in ivpu_fw_parse()
160 ivpu_err(vdev, "Invalid firmware runtime address: 0x%llx\n", runtime_addr); in ivpu_fw_parse()
165 ivpu_err(vdev, "Invalid firmware runtime size: %llu\n", runtime_size); in ivpu_fw_parse()
170 ivpu_err(vdev, "Invalid image size: %llu\n", image_size); in ivpu_fw_parse()
188 ivpu_err(vdev, "Invalid entry point: 0x%llx\n", fw_hdr->entry_point); in ivpu_fw_parse()
295 ivpu_err(vdev, "Failed to create firmware runtime memory buffer\n"); in ivpu_fw_mem_init()
302 ivpu_err(vdev, "Failed to set firmware image read-only\n"); in ivpu_fw_mem_init()
309 ivpu_err(vdev, "Failed to create critical log buffer\n"); in ivpu_fw_mem_init()
322 ivpu_err(vdev, "Failed to create verbose log buffer\n"); in ivpu_fw_mem_init()
[all …]
A Divpu_hw_ip.c214 ivpu_err(vdev, "Failed qreqn check: %d\n", ret); in ivpu_hw_ip_host_ss_configure()
220 ivpu_err(vdev, "Failed qacceptn check: %d\n", ret); in ivpu_hw_ip_host_ss_configure()
226 ivpu_err(vdev, "Failed qdeny check %d\n", ret); in ivpu_hw_ip_host_ss_configure()
867 ivpu_err(vdev, "Failed qacceptn check: %d\n", ret); in soc_cpu_drive_40xx()
873 ivpu_err(vdev, "Failed qdeny check: %d\n", ret); in soc_cpu_drive_40xx()
1010 ivpu_err(vdev, "WDT MSS timeout detected\n"); in diagnose_failure_37xx()
1013 ivpu_err(vdev, "WDT NCE timeout detected\n"); in diagnose_failure_37xx()
1016 ivpu_err(vdev, "NOC Firewall irq detected\n"); in diagnose_failure_37xx()
1027 ivpu_err(vdev, "WDT MSS timeout detected\n"); in diagnose_failure_40xx()
1030 ivpu_err(vdev, "WDT NCE timeout detected\n"); in diagnose_failure_40xx()
[all …]
A Divpu_drv.c254 ivpu_err(vdev, "Failed to allocate context id: %d\n", ret); in ivpu_open()
334 ivpu_err(vdev, "Invalid NPU ready message: 0x%x\n", in ivpu_wait_for_ready()
352 ivpu_err(vdev, "Failed to enable hw scheduler: %d", ret); in ivpu_hw_sched_init()
376 ivpu_err(vdev, "Failed to start the firmware: %d\n", ret); in ivpu_boot()
382 ivpu_err(vdev, "Failed to boot the firmware: %d\n", ret); in ivpu_boot()
509 ivpu_err(vdev, "Failed to allocate a MSI IRQ: %d\n", ret); in ivpu_irq_init()
520 ivpu_err(vdev, "Failed to request an IRQ %d\n", ret); in ivpu_irq_init()
535 ivpu_err(vdev, "Failed to map bar 0: %pe\n", vdev->regv); in ivpu_pci_init()
542 ivpu_err(vdev, "Failed to map bar 4: %pe\n", vdev->regb); in ivpu_pci_init()
548 ivpu_err(vdev, "Failed to set DMA mask: %d\n", ret); in ivpu_pci_init()
[all …]
A Divpu_mmu.c414 ivpu_err(vdev, "Failed to allocate cdtab: %d\n", ret); in ivpu_mmu_structs_alloc()
420 ivpu_err(vdev, "Failed to allocate strtab: %d\n", ret); in ivpu_mmu_structs_alloc()
426 ivpu_err(vdev, "Failed to allocate cmdq: %d\n", ret); in ivpu_mmu_structs_alloc()
432 ivpu_err(vdev, "Failed to allocate evtq: %d\n", ret); in ivpu_mmu_structs_alloc()
497 ivpu_err(vdev, "Failed to write MMU CMD %s\n", name); in ivpu_mmu_cmdq_cmd_write()
767 ivpu_err(vdev, "Failed to add global CD entry: %d\n", ret); in ivpu_mmu_cd_add_gbl()
777 ivpu_err(vdev, "Invalid SSID: %u\n", ssid); in ivpu_mmu_cd_add_user()
807 ivpu_err(vdev, "Failed to initialize strtab: %d\n", ret); in ivpu_mmu_init()
813 ivpu_err(vdev, "Failed to initialize strtab: %d\n", ret); in ivpu_mmu_init()
819 ivpu_err(vdev, "Failed to resume MMU: %d\n", ret); in ivpu_mmu_init()
[all …]
A Divpu_drv.h75 #define ivpu_err(vdev, fmt, ...) \ macro
220 ivpu_err(vdev, "Unknown NPU IP generation\n"); in ivpu_hw_ip_gen()
235 ivpu_err(vdev, "Unknown buttress generation\n"); in ivpu_hw_btrs_gen()
A Divpu_gem.c56 ivpu_err(vdev, "Failed to map BO in IOMMU: %d\n", ret); in ivpu_bo_pin()
63 ivpu_err(vdev, "Failed to map BO in MMU: %d\n", ret); in ivpu_bo_pin()
92 ivpu_err(vdev, "Failed to add BO to context %u: %d\n", ctx->id, ret); in ivpu_bo_alloc_vpu_addr()
276 ivpu_err(vdev, "Failed to allocate BO: %pe (ctx %u size %llu flags 0x%x)", in ivpu_bo_create_ioctl()
307 ivpu_err(vdev, "Failed to allocate BO: %pe (vpu_addr 0x%llx size %llu flags 0x%x)", in ivpu_bo_create()
A Divpu_mmu_context.c403 ivpu_err(vdev, "Failed to invalidate TLB for ctx %u: %d\n", ctx->id, ret); in ivpu_mmu_context_set_pages_ro()
450 ivpu_err(vdev, "Failed to map context pages\n"); in ivpu_mmu_context_map_sgt()
464 ivpu_err(vdev, "Failed to invalidate TLB for ctx %u: %d\n", ctx->id, ret); in ivpu_mmu_context_map_sgt()
543 ivpu_err(vdev, "Failed to initialize pgtable for ctx %u: %d\n", context_id, ret); in ivpu_mmu_context_init()
615 ivpu_err(vdev, "Failed to initialize context %u: %d\n", ctx_id, ret); in ivpu_mmu_user_context_init()
621 ivpu_err(vdev, "Failed to set page table for context %u: %d\n", ctx_id, ret); in ivpu_mmu_user_context_init()
A Divpu_job.c48 ivpu_err(vdev, "Failed to create primary preemption buffer\n"); in ivpu_preemption_buffers_create()
57 ivpu_err(vdev, "Failed to create secondary preemption buffer\n"); in ivpu_preemption_buffers_create()
93 ivpu_err(vdev, "Failed to allocate doorbell id: %d\n", ret); in ivpu_cmdq_alloc()
716 ivpu_err(vdev, "Failed to create job\n"); in ivpu_submit_ioctl()
724 ivpu_err(vdev, "Failed to prepare job: %d\n", ret); in ivpu_submit_ioctl()
759 ivpu_err(vdev, "IPC message has no JSM payload\n"); in ivpu_job_done_callback()
764 ivpu_err(vdev, "Invalid JSM message result: %d\n", jsm_msg->result); in ivpu_job_done_callback()
A Divpu_ms.c50 ivpu_err(vdev, "Instance already exists (mask %#llx)\n", args->metric_group_mask); in ivpu_ms_start_ioctl()
72 ivpu_err(vdev, "Failed to allocate MS buffer (size %llu)\n", single_buff_size); in ivpu_ms_start_ioctl()
167 ivpu_err(vdev, "Instance doesn't exist for mask: %#llx\n", args->metric_group_mask); in ivpu_ms_get_data_ioctl()
A Divpu_ipc.c474 ivpu_err(vdev, "Failed to allocate mem_tx\n"); in ivpu_ipc_init()
480 ivpu_err(vdev, "Failed to allocate mem_rx\n"); in ivpu_ipc_init()
489 ivpu_err(vdev, "Failed to create gen pool, %pe\n", ipc->mm_tx); in ivpu_ipc_init()
495 ivpu_err(vdev, "gen_pool_add failed, ret %d\n", ret); in ivpu_ipc_init()
504 ivpu_err(vdev, "Failed to initialize ipc->lock, ret %d\n", ret); in ivpu_ipc_init()

Completed in 36 milliseconds