| /linux/drivers/gpu/drm/i915/display/ |
| A D | intel_dp_link_training.c | 851 link_status[0], link_status[1], link_status[2], in intel_dp_dump_link_status() 852 link_status[3], link_status[4], link_status[5]); in intel_dp_dump_link_status() 866 u8 link_status[DP_LINK_STATUS_SIZE]; in intel_dp_link_training_clock_recovery() local 900 link_status) < 0) { in intel_dp_link_training_clock_recovery() 924 link_status); in intel_dp_link_training_clock_recovery() 935 memcpy(old_link_status, link_status, sizeof(link_status)); in intel_dp_link_training_clock_recovery() 1018 u8 link_status[DP_LINK_STATUS_SIZE]; in intel_dp_link_training_channel_equalization() local 1042 link_status) < 0) { in intel_dp_link_training_channel_equalization() 1065 link_status); in intel_dp_link_training_channel_equalization() 1372 u8 link_status[DP_LINK_STATUS_SIZE]; in intel_dp_128b132b_lane_eq() local [all …]
|
| A D | intel_dp_link_training.h | 28 const u8 link_status[DP_LINK_STATUS_SIZE]); 44 const u8 link_status[DP_LINK_STATUS_SIZE]);
|
| /linux/drivers/gpu/drm/msm/dp/ |
| A D | dp_link.c | 45 u8 link_status[DP_LINK_STATUS_SIZE]; member 728 link->link_status); in dp_link_parse_sink_status_field() 831 drm_dp_get_adjust_request_voltage(link->link_status, 0), in dp_link_parse_vx_px() 832 drm_dp_get_adjust_request_voltage(link->link_status, 1), in dp_link_parse_vx_px() 833 drm_dp_get_adjust_request_voltage(link->link_status, 2), in dp_link_parse_vx_px() 834 drm_dp_get_adjust_request_voltage(link->link_status, 3)); in dp_link_parse_vx_px() 837 drm_dp_get_adjust_request_pre_emphasis(link->link_status, 0), in dp_link_parse_vx_px() 838 drm_dp_get_adjust_request_pre_emphasis(link->link_status, 1), in dp_link_parse_vx_px() 839 drm_dp_get_adjust_request_pre_emphasis(link->link_status, 2), in dp_link_parse_vx_px() 851 drm_dp_get_adjust_request_voltage(link->link_status, 0); in dp_link_parse_vx_px() [all …]
|
| A D | dp_ctrl.c | 1104 u8 *link_status) in dp_ctrl_read_link_status() argument 1121 u8 link_status[DP_LINK_STATUS_SIZE]; in dp_ctrl_link_train_1() local 1147 if (drm_dp_clock_recovery_ok(link_status, in dp_ctrl_link_train_1() 1229 u8 link_status[DP_LINK_STATUS_SIZE]; in dp_ctrl_link_train_2() local 1259 if (drm_dp_channel_eq_ok(link_status, in dp_ctrl_link_train_2() 1785 const u8 link_status[DP_LINK_STATUS_SIZE], in dp_ctrl_clock_recovery_any_ok() 1805 u8 link_status[DP_LINK_STATUS_SIZE]; in dp_ctrl_channel_eq_ok() local 1808 dp_ctrl_read_link_status(ctrl, link_status); in dp_ctrl_channel_eq_ok() 1820 u8 link_status[DP_LINK_STATUS_SIZE]; in dp_ctrl_on_link() local 1866 dp_ctrl_read_link_status(ctrl, link_status); in dp_ctrl_on_link() [all …]
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | atombios_dp.c | 212 u8 this_v = drm_dp_get_adjust_request_voltage(link_status, lane); in amdgpu_atombios_dp_get_adjust_train() 213 u8 this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane); in amdgpu_atombios_dp_get_adjust_train() 458 u8 link_status[DP_LINK_STATUS_SIZE]; in amdgpu_atombios_dp_needs_link_train() local 461 if (drm_dp_dpcd_read_link_status(&amdgpu_connector->ddc_bus->aux, link_status) in amdgpu_atombios_dp_needs_link_train() 464 if (drm_dp_channel_eq_ok(link_status, dig->dp_lane_count)) in amdgpu_atombios_dp_needs_link_train() 497 u8 link_status[DP_LINK_STATUS_SIZE]; member 619 dp_info->link_status) <= 0) { in amdgpu_atombios_dp_link_train_cr() 624 if (drm_dp_clock_recovery_ok(dp_info->link_status, dp_info->dp_lane_count)) { in amdgpu_atombios_dp_link_train_cr() 650 amdgpu_atombios_dp_get_adjust_train(dp_info->link_status, dp_info->dp_lane_count, in amdgpu_atombios_dp_link_train_cr() 684 dp_info->link_status) <= 0) { in amdgpu_atombios_dp_link_train_ce() [all …]
|
| /linux/drivers/gpu/drm/gma500/ |
| A D | cdv_intel_dp.c | 268 uint8_t link_status[DP_LINK_STATUS_SIZE]; member 1233 intel_dp->link_status, in cdv_intel_dp_get_link_status() 1241 return link_status[r - DP_LANE0_1_STATUS]; in cdv_intel_dp_link_status() 1252 uint8_t l = cdv_intel_dp_link_status(link_status, i); in cdv_intel_get_adjust_request_voltage() 1265 uint8_t l = cdv_intel_dp_link_status(link_status, i); in cdv_intel_get_adjust_request_pre_emphasis() 1307 uint8_t l = cdv_intel_dp_link_status(link_status, i); in cdv_intel_get_lane_status() 1320 lane_status = cdv_intel_get_lane_status(link_status, lane); in cdv_intel_clock_recovery_ok() 1519 intel_dp->link_status[0], intel_dp->link_status[1], intel_dp->link_status[2], in cdv_intel_dp_start_link_train() 1520 intel_dp->link_status[3], intel_dp->link_status[4], intel_dp->link_status[5]); in cdv_intel_dp_start_link_train() 1601 intel_dp->link_status[0], intel_dp->link_status[1], intel_dp->link_status[2], in cdv_intel_dp_complete_link_train() [all …]
|
| /linux/include/drm/display/ |
| A D | drm_dp_helper.h | 36 bool drm_dp_channel_eq_ok(const u8 link_status[DP_LINK_STATUS_SIZE], 38 bool drm_dp_clock_recovery_ok(const u8 link_status[DP_LINK_STATUS_SIZE], 40 u8 drm_dp_get_adjust_request_voltage(const u8 link_status[DP_LINK_STATUS_SIZE], 42 u8 drm_dp_get_adjust_request_pre_emphasis(const u8 link_status[DP_LINK_STATUS_SIZE], 44 u8 drm_dp_get_adjust_tx_ffe_preset(const u8 link_status[DP_LINK_STATUS_SIZE], 61 bool drm_dp_128b132b_lane_channel_eq_done(const u8 link_status[DP_LINK_STATUS_SIZE], 63 bool drm_dp_128b132b_lane_symbol_locked(const u8 link_status[DP_LINK_STATUS_SIZE], 65 bool drm_dp_128b132b_eq_interlane_align_done(const u8 link_status[DP_LINK_STATUS_SIZE]); 66 bool drm_dp_128b132b_cds_interlane_align_done(const u8 link_status[DP_LINK_STATUS_SIZE]); 67 bool drm_dp_128b132b_link_training_failed(const u8 link_status[DP_LINK_STATUS_SIZE]); [all …]
|
| /linux/drivers/gpu/drm/radeon/ |
| A D | atombios_dp.c | 252 static void dp_get_adjust_train(const u8 link_status[DP_LINK_STATUS_SIZE], in dp_get_adjust_train() 261 u8 this_v = drm_dp_get_adjust_request_voltage(link_status, lane); in dp_get_adjust_train() 262 u8 this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane); in dp_get_adjust_train() 501 u8 link_status[DP_LINK_STATUS_SIZE]; in radeon_dp_needs_link_train() local 504 if (drm_dp_dpcd_read_link_status(&radeon_connector->ddc_bus->aux, link_status) in radeon_dp_needs_link_train() 507 if (drm_dp_channel_eq_ok(link_status, dig->dp_lane_count)) in radeon_dp_needs_link_train() 542 u8 link_status[DP_LINK_STATUS_SIZE]; member 681 dp_info->link_status) <= 0) { in radeon_dp_link_train_cr() 686 if (drm_dp_clock_recovery_ok(dp_info->link_status, dp_info->dp_lane_count)) { in radeon_dp_link_train_cr() 744 dp_info->link_status) <= 0) { in radeon_dp_link_train_ce() [all …]
|
| /linux/drivers/net/ethernet/aquantia/atlantic/hw_atl2/ |
| A D | hw_atl2_utils_fw.c | 287 struct link_status_s link_status; in aq_a2_fw_update_link_status() local 289 hw_atl2_shared_buffer_read(self, link_status, link_status); in aq_a2_fw_update_link_status() 291 switch (link_status.link_rate) { in aq_a2_fw_update_link_status() 313 self->aq_link_status.full_duplex = link_status.duplex; in aq_a2_fw_update_link_status() 528 struct link_status_s link_status; in aq_a2_fw_get_flow_control() local 530 hw_atl2_shared_buffer_read(self, link_status, link_status); in aq_a2_fw_get_flow_control() 532 *fcmode = ((link_status.pause_rx) ? AQ_NIC_FC_RX : 0) | in aq_a2_fw_get_flow_control() 533 ((link_status.pause_tx) ? AQ_NIC_FC_TX : 0); in aq_a2_fw_get_flow_control()
|
| /linux/drivers/gpu/drm/bridge/cadence/ |
| A D | cdns-mhdp8546-core.c | 496 u8 link_status[DP_LINK_STATUS_SIZE]) in cdns_mhdp_adjust_lt() 929 u8 link_status[DP_LINK_STATUS_SIZE], in cdns_mhdp_get_adjust_train() 982 link_status[idx] |= volt << s; in cdns_mhdp_set_adjust_request_voltage() 995 link_status[idx] |= pre_emphasis << s; in cdns_mhdp_set_adjust_request_pre_emphasis() 999 u8 link_status[DP_LINK_STATUS_SIZE]) in cdns_mhdp_adjust_requested_eq() 1048 u8 link_status[DP_LINK_STATUS_SIZE]; in cdns_mhdp_link_training_channel_eq() local 1109 u8 link_status[DP_LINK_STATUS_SIZE], in cdns_mhdp_adjust_requested_cr() 1173 u8 link_status[DP_LINK_STATUS_SIZE]; in cdns_mhdp_link_training_cr() local 1206 lanes_data, link_status); in cdns_mhdp_link_training_cr() 1210 link_status, in cdns_mhdp_link_training_cr() [all …]
|
| /linux/drivers/gpu/drm/display/ |
| A D | drm_dp_helper.c | 76 return link_status[r - DP_LANE0_1_STATUS]; in dp_link_status() 84 u8 l = dp_link_status(link_status, i); in dp_get_lane_status() 96 lane_align = dp_link_status(link_status, in drm_dp_channel_eq_ok() 101 lane_status = dp_get_lane_status(link_status, lane); in drm_dp_channel_eq_ok() 116 lane_status = dp_get_lane_status(link_status, lane); in drm_dp_clock_recovery_ok() 131 u8 l = dp_link_status(link_status, i); in drm_dp_get_adjust_request_voltage() 144 u8 l = dp_link_status(link_status, i); in drm_dp_get_adjust_request_pre_emphasis() 158 u8 l = dp_link_status(link_status, i); in drm_dp_get_adjust_tx_ffe_preset() 744 u8 link_status[DP_LINK_STATUS_SIZE]) in drm_dp_dpcd_read_phy_link_status() 751 link_status, in drm_dp_dpcd_read_phy_link_status() [all …]
|
| /linux/drivers/net/ethernet/aquantia/atlantic/hw_atl/ |
| A D | hw_atl_utils_fw2x.c | 249 struct aq_hw_link_status_s *link_status = &self->aq_link_status; in aq_fw2x_update_link_status() local 260 link_status->mbps = 10000; in aq_fw2x_update_link_status() 262 link_status->mbps = 5000; in aq_fw2x_update_link_status() 264 link_status->mbps = 2500; in aq_fw2x_update_link_status() 266 link_status->mbps = 1000; in aq_fw2x_update_link_status() 268 link_status->mbps = 100; in aq_fw2x_update_link_status() 270 link_status->mbps = 10000; in aq_fw2x_update_link_status() 272 link_status->mbps = 0; in aq_fw2x_update_link_status() 274 link_status->full_duplex = true; in aq_fw2x_update_link_status()
|
| A D | hw_atl_utils.c | 701 struct aq_hw_link_status_s *link_status = &self->aq_link_status; in hw_atl_utils_mpi_get_link_status() local 709 link_status->mbps = 0U; in hw_atl_utils_mpi_get_link_status() 713 link_status->mbps = 10000U; in hw_atl_utils_mpi_get_link_status() 718 link_status->mbps = 5000U; in hw_atl_utils_mpi_get_link_status() 722 link_status->mbps = 2500U; in hw_atl_utils_mpi_get_link_status() 726 link_status->mbps = 1000U; in hw_atl_utils_mpi_get_link_status() 730 link_status->mbps = 100U; in hw_atl_utils_mpi_get_link_status() 737 link_status->full_duplex = true; in hw_atl_utils_mpi_get_link_status()
|
| /linux/drivers/gpu/drm/bridge/analogix/ |
| A D | analogix_dp_core.c | 298 u8 link_value = link_status[lane >> 1]; in analogix_dp_get_lane_status() 309 lane_status = analogix_dp_get_lane_status(link_status, lane); in analogix_dp_clock_recovery_ok() 326 lane_status = analogix_dp_get_lane_status(link_status, lane); in analogix_dp_channel_eq_ok() 390 u8 link_status[2], adjust_request[2]; in analogix_dp_process_clock_recovery() local 400 if (analogix_dp_clock_recovery_ok(link_status, lane_count) == 0) { in analogix_dp_process_clock_recovery() 456 u8 link_align, link_status[2], adjust_request[2]; in analogix_dp_process_equalizer_training() local 466 if (analogix_dp_clock_recovery_ok(link_status, lane_count)) { in analogix_dp_process_equalizer_training() 621 u8 link_align, link_status[2]; in analogix_dp_fast_link_train() local 663 ret = drm_dp_dpcd_read(&dp->aux, DP_LANE0_1_STATUS, link_status, in analogix_dp_fast_link_train() 671 if (analogix_dp_clock_recovery_ok(link_status, in analogix_dp_fast_link_train() [all …]
|
| /linux/drivers/net/ethernet/hisilicon/hns/ |
| A D | hns_dsaf_mac.c | 74 u32 link_status = 0; in hns_mac_link_anti_shake() local 78 return link_status; in hns_mac_link_anti_shake() 82 mac_ctrl_drv->get_link_status(mac_ctrl_drv, &link_status); in hns_mac_link_anti_shake() 83 if (!link_status) in hns_mac_link_anti_shake() 87 return link_status; in hns_mac_link_anti_shake() 98 mac_ctrl_drv->get_link_status(mac_ctrl_drv, link_status); in hns_mac_get_link_status() 100 *link_status = 0; in hns_mac_get_link_status() 106 *link_status = *link_status && sfp_prsnt; in hns_mac_get_link_status() 113 if (*link_status && !mac_cb->link) in hns_mac_get_link_status() 114 *link_status = hns_mac_link_anti_shake(mac_ctrl_drv); in hns_mac_get_link_status() [all …]
|
| /linux/drivers/net/ethernet/broadcom/bnx2x/ |
| A D | bnx2x_link.c | 2105 port_mb[params->port].link_status), link_status); in bnx2x_update_mng() 5520 vars->link_status |= in bnx2x_xgxs_an_resolve() 6934 vars->link_status |= phy_vars[active_external_phy].link_status; in bnx2x_link_update() 7528 u16 link_status = 0; in bnx2x_8073_read_status() local 7599 &link_status); in bnx2x_8073_read_status() 7602 if ((link_status & (1<<2)) && (!(link_status & (1<<15)))) { in bnx2x_8073_read_status() 7607 } else if ((link_status & (1<<1)) && (!(link_status & (1<<14)))) { in bnx2x_8073_read_status() 7612 } else if ((link_status & (1<<0)) && (!(link_status & (1<<13)))) { in bnx2x_8073_read_status() 9467 u16 link_status = 0; in bnx2x_8727_read_status() local 9565 if ((link_status & (1<<2)) && (!(link_status & (1<<15)))) { in bnx2x_8727_read_status() [all …]
|
| /linux/drivers/scsi/snic/ |
| A D | snic_attrs.c | 45 snic->link_status = svnic_dev_link_status(snic->vdev); in snic_show_link_state() 48 (snic->link_status) ? "Link Up" : "Link Down"); in snic_show_link_state()
|
| /linux/drivers/net/ethernet/huawei/hinic/ |
| A D | hinic_sriov.c | 53 u8 link_status) in hinic_notify_vf_link_status() argument 61 link.link = link_status; in hinic_notify_vf_link_status() 77 u8 link_status) in hinic_notify_all_vfs_link_changed() argument 82 nic_io->link_status = link_status; in hinic_notify_all_vfs_link_changed() 85 hinic_notify_vf_link_status(hwdev, i, link_status); in hinic_notify_all_vfs_link_changed() 425 get_link->state = nic_io->link_status; in hinic_get_vf_link_status_msg_handler() 984 u8 link_status = 0; in hinic_set_vf_link_state() local 991 link_status = nic_io->link_status; in hinic_set_vf_link_state() 996 link_status = HINIC_LINK_UP; in hinic_set_vf_link_state() 1001 link_status = HINIC_LINK_DOWN; in hinic_set_vf_link_state() [all …]
|
| /linux/drivers/net/ethernet/intel/fm10k/ |
| A D | fm10k_common.c | 15 u16 link_cap, link_status, device_cap, device_control; in fm10k_get_bus_info_generic() local 72 link_status = fm10k_read_pci_cfg_word(hw, FM10K_PCIE_LINK_STATUS); in fm10k_get_bus_info_generic() 74 switch (link_status & FM10K_PCIE_LINK_WIDTH) { in fm10k_get_bus_info_generic() 92 switch (link_status & FM10K_PCIE_LINK_SPEED) { in fm10k_get_bus_info_generic()
|
| /linux/drivers/net/ethernet/hisilicon/hns3/hns3vf/ |
| A D | hclgevf_mbx.c | 305 u16 link_status, state; in hclgevf_mbx_async_handler() local 330 link_status = le16_to_cpu(link_info->link_status); in hclgevf_mbx_async_handler() 337 hclgevf_update_link_status(hdev, link_status); in hclgevf_mbx_async_handler()
|
| /linux/drivers/soc/hisilicon/ |
| A D | kunpeng_hccs.c | 665 struct hccs_link_status *link_status) in hccs_query_port_link_status() argument 685 *link_status = *((struct hccs_link_status *)desc.rsp.data); in hccs_query_port_link_status() 850 struct hccs_link_status link_status = {0}; in cur_lane_num_show() local 854 ret = hccs_query_port_link_status(hdev, port, &link_status); in cur_lane_num_show() 859 return sysfs_emit(buf, "%u\n", link_status.lane_num); in cur_lane_num_show() 868 struct hccs_link_status link_status = {0}; in link_fsm_show() local 883 ret = hccs_query_port_link_status(hdev, port, &link_status); in link_fsm_show() 889 if (link_fsm_map[i].link_fsm == link_status.link_fsm) { in link_fsm_show() 904 struct hccs_link_status link_status = {0}; in lane_mask_show() local 908 ret = hccs_query_port_link_status(hdev, port, &link_status); in lane_mask_show() [all …]
|
| /linux/drivers/scsi/csiostor/ |
| A D | csio_mb.c | 840 uint8_t cos, bool link_status, uint32_t fcfi, in csio_write_fcoe_link_cond_init_mb() argument 856 cmdp->lstatus = link_status; in csio_write_fcoe_link_cond_init_mb() 1410 uint32_t link_status; in csio_mb_fwevt_handler() local 1430 mod_type = FW_PORT_CMD_MODTYPE_G(link_status); in csio_mb_fwevt_handler() 1431 linkattr = lstatus_to_fwcap(link_status); in csio_mb_fwevt_handler() 1433 hw->pport[port_id].link_status = in csio_mb_fwevt_handler() 1434 FW_PORT_CMD_LSTATUS_G(link_status); in csio_mb_fwevt_handler() 1436 link_status = in csio_mb_fwevt_handler() 1438 mod_type = FW_PORT_CMD_MODTYPE32_G(link_status); in csio_mb_fwevt_handler() 1441 hw->pport[port_id].link_status = in csio_mb_fwevt_handler() [all …]
|
| /linux/drivers/net/wwan/iosm/ |
| A D | iosm_ipc_pcie.c | 164 u16 link_status = 0; in ipc_pcie_check_data_link_active() local 173 pcie_capability_read_word(parent, PCI_EXP_LNKSTA, &link_status); in ipc_pcie_check_data_link_active() 174 dev_dbg(ipc_pcie->dev, "Link status: 0x%04X", link_status); in ipc_pcie_check_data_link_active() 176 return link_status & PCI_EXP_LNKSTA_DLLLA; in ipc_pcie_check_data_link_active()
|
| /linux/drivers/net/ethernet/apm/xgene/ |
| A D | xgene_enet_xgmac.c | 479 u32 link_status, poll_interval; in xgene_enet_link_state() local 481 link_status = xgene_enet_link_status(pdata); in xgene_enet_link_state() 482 if (pdata->sfp_gpio_en && link_status && in xgene_enet_link_state() 485 link_status = 0; in xgene_enet_link_state() 487 if (link_status) { in xgene_enet_link_state()
|
| /linux/drivers/gpu/drm/xlnx/ |
| A D | zynqmp_dp.c | 606 u8 link_status[DP_LINK_STATUS_SIZE]) in zynqmp_dp_adjust_train() 612 u8 voltage = drm_dp_get_adjust_request_voltage(link_status, i); in zynqmp_dp_adjust_train() 614 drm_dp_get_adjust_request_pre_emphasis(link_status, i); in zynqmp_dp_adjust_train() 673 u8 link_status[DP_LINK_STATUS_SIZE]; in zynqmp_dp_link_train_cr() local 698 ret = drm_dp_dpcd_read_link_status(&dp->aux, link_status); in zynqmp_dp_link_train_cr() 702 cr_done = drm_dp_clock_recovery_ok(link_status, lane_cnt); in zynqmp_dp_link_train_cr() 721 zynqmp_dp_adjust_train(dp, link_status); in zynqmp_dp_link_train_cr() 739 u8 link_status[DP_LINK_STATUS_SIZE]; in zynqmp_dp_link_train_ce() local 763 ret = drm_dp_dpcd_read_link_status(&dp->aux, link_status); in zynqmp_dp_link_train_ce() 767 ce_done = drm_dp_channel_eq_ok(link_status, lane_cnt); in zynqmp_dp_link_train_ce() [all …]
|