Searched refs:mg_pll_div0 (Results 1 – 2 of 2) sorted by relevance
3100 hw_state->mg_pll_div0 = DKL_PLL_DIV0_INTEG_COEFF(int_coeff) | in icl_calc_mg_pll_state()3107 hw_state->mg_pll_div0 |= DKL_PLL_DIV0_AFC_STARTUP(val); in icl_calc_mg_pll_state()3126 hw_state->mg_pll_div0 = in icl_calc_mg_pll_state()3206 m1 = hw_state->mg_pll_div0 & DKL_PLL_DIV0_FBPREDIV_MASK; in icl_ddi_mg_pll_get_freq()3219 m2_int = hw_state->mg_pll_div0 & MG_PLL_DIV0_FBDIV_INT_MASK; in icl_ddi_mg_pll_get_freq()3221 if (hw_state->mg_pll_div0 & MG_PLL_DIV0_FRACNEN_H) { in icl_ddi_mg_pll_get_freq()3222 m2_frac = hw_state->mg_pll_div0 & in icl_ddi_mg_pll_get_freq()3647 hw_state->mg_pll_div0 &= val; in dkl_pll_get_hw_state()3870 hw_state->mg_pll_div0); in dkl_pll_write()4095 hw_state->mg_pll_div0, in icl_dump_hw_state()[all …]
221 u32 mg_pll_div0; member
Completed in 16 milliseconds