Searched refs:mg_pll_div1 (Results 1 – 2 of 2) sorted by relevance
222 u32 mg_pll_div1; member
3110 hw_state->mg_pll_div1 = DKL_PLL_DIV1_IREF_TRIM(iref_trim) | in icl_calc_mg_pll_state()3131 hw_state->mg_pll_div1 = in icl_calc_mg_pll_state()3218 m1 = hw_state->mg_pll_div1 & MG_PLL_DIV1_FBPREDIV_MASK; in icl_ddi_mg_pll_get_freq()3575 hw_state->mg_pll_div1 = intel_de_read(i915, MG_PLL_DIV1(tc_port)); in mg_pll_get_hw_state()3649 hw_state->mg_pll_div1 = intel_dkl_phy_read(i915, DKL_PLL_DIV1(tc_port)); in dkl_pll_get_hw_state()3650 hw_state->mg_pll_div1 &= (DKL_PLL_DIV1_IREF_TRIM_MASK | in dkl_pll_get_hw_state()3820 intel_de_write(i915, MG_PLL_DIV1(tc_port), hw_state->mg_pll_div1); in icl_mg_pll_write()3875 val |= hw_state->mg_pll_div1; in dkl_pll_write()4096 hw_state->mg_pll_div1, in icl_dump_hw_state()4118 a->mg_pll_div1 == b->mg_pll_div1 && in icl_compare_hw_state()
Completed in 16 milliseconds