Searched refs:mmUVD_SCRATCH2 (Results 1 – 8 of 8) sorted by relevance
| /linux/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| A D | vcn_1_0_offset.h | 46 #define mmUVD_SCRATCH2 … macro
|
| A D | vcn_2_5_offset.h | 419 #define mmUVD_SCRATCH2 … macro
|
| A D | vcn_2_0_0_offset.h | 404 #define mmUVD_SCRATCH2 … macro
|
| A D | vcn_3_0_0_offset.h | 695 #define mmUVD_SCRATCH2 … macro
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | vcn_v1_0.c | 976 WREG32_SOC15(UVD, 0, mmUVD_SCRATCH2, 0); in vcn_v1_0_start_spg_mode()
1134 WREG32_SOC15(UVD, 0, mmUVD_SCRATCH2, 0); in vcn_v1_0_start_dpg_mode()
1303 RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2) & 0x7FFFFFFF); in vcn_v1_0_pause_dpg_mode()
1364 RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2) & 0x7FFFFFFF); in vcn_v1_0_pause_dpg_mode()
1456 WREG32_SOC15(UVD, 0, mmUVD_SCRATCH2, in vcn_v1_0_dec_ring_set_wptr()
|
| A D | vcn_v2_0.c | 961 WREG32_SOC15(UVD, 0, mmUVD_SCRATCH2, 0); in vcn_v2_0_start_dpg_mode()
1301 RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2) & 0x7FFFFFFF); in vcn_v2_0_pause_dpg_mode()
1404 WREG32_SOC15(UVD, 0, mmUVD_SCRATCH2, in vcn_v2_0_dec_ring_set_wptr()
|
| A D | vcn_v3_0.c | 1119 WREG32_SOC15(VCN, inst_idx, mmUVD_SCRATCH2, 0); in vcn_v3_0_start_dpg_mode()
1296 WREG32_SOC15(VCN, i, mmUVD_SCRATCH2, 0); in vcn_v3_0_start()
1771 WREG32_SOC15(VCN, ring->me, mmUVD_SCRATCH2, in vcn_v3_0_dec_ring_set_wptr()
|
| A D | vcn_v2_5.c | 997 WREG32_SOC15(VCN, inst_idx, mmUVD_SCRATCH2, 0); in vcn_v2_5_start_dpg_mode()
|
Completed in 130 milliseconds