Home
last modified time | relevance | path

Searched refs:nsl_bpg_offset (Results 1 – 8 of 8) sorted by relevance

/linux/include/drm/display/
A Ddrm_dsc.h264 u16 nsl_bpg_offset; member
528 __be16 nsl_bpg_offset; member
/linux/drivers/gpu/drm/amd/display/dc/dsc/
A Drc_calc_dpi.c62 to->nsl_bpg_offset = from->nsl_bpg_offset; in copy_pps_fields()
/linux/drivers/gpu/drm/display/
A Ddrm_dsc_helper.c263 pps_payload->nsl_bpg_offset = in drm_dsc_pps_payload_pack()
264 cpu_to_be16(dsc_cfg->nsl_bpg_offset); in drm_dsc_pps_payload_pack()
1503 cfg->second_line_bpg_offset, cfg->nsl_bpg_offset, cfg->second_line_offset_adj); in drm_dsc_dump_config_main_params()
/linux/drivers/gpu/drm/i915/display/
A Dintel_vdsc.c115 vdsc_cfg->nsl_bpg_offset = DIV_ROUND_UP(vdsc_cfg->second_line_bpg_offset << 11, in calculate_rc_params()
529 pps_val = DSC_PPS18_NSL_BPG_OFFSET(vdsc_cfg->nsl_bpg_offset) | in intel_dsc_pps_configure()
936 vdsc_cfg->nsl_bpg_offset = REG_FIELD_GET(DSC_PPS18_NSL_BPG_OFFSET_MASK, pps_temp); in intel_dsc_get_pps_config()
A Dintel_display.c5471 PIPE_CONF_CHECK_I(dsc.config.nsl_bpg_offset); in intel_pipe_config_compare()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
A Ddcn20_dsc.c323 DC_LOG_DSC("\tnsl_bpg_offset %d", pps->nsl_bpg_offset); in dsc_log_pps()
554 reg_vals->pps.nsl_bpg_offset = 0; in dsc_init_reg_values()
674 NSL_BPG_OFFSET, reg_vals->pps.nsl_bpg_offset, in dsc_write_to_registers()
/linux/drivers/gpu/drm/msm/disp/dpu1/
A Ddpu_hw_dsc_1_2.c198 data = (dsc->nsl_bpg_offset & 0xffff) | in dpu_hw_dsc_config_1_2()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
A Ddcn401_dsc.c314 NSL_BPG_OFFSET, reg_vals->pps.nsl_bpg_offset, in dsc_write_to_registers()

Completed in 26 milliseconds