Home
last modified time | relevance | path

Searched refs:num_timing_generator (Results 1 – 25 of 31) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/resource/dce80/
A Ddce80_resource.c375 .num_timing_generator = 6,
383 .num_timing_generator = 4,
391 .num_timing_generator = 2,
966 pool->base.pipe_count = res_cap.num_timing_generator; in dce80_construct()
967 pool->base.timing_generator_count = res_cap.num_timing_generator; in dce80_construct()
1168 pool->base.pipe_count = res_cap_81.num_timing_generator; in dce81_construct()
1169 pool->base.timing_generator_count = res_cap_81.num_timing_generator; in dce81_construct()
1368 pool->base.pipe_count = res_cap_83.num_timing_generator; in dce83_construct()
1369 pool->base.timing_generator_count = res_cap_83.num_timing_generator; in dce83_construct()
/linux/drivers/gpu/drm/amd/display/dc/dce60/
A Ddce60_resource.c373 .num_timing_generator = 6,
381 .num_timing_generator = 4,
389 .num_timing_generator = 2,
960 pool->base.pipe_count = res_cap.num_timing_generator; in dce60_construct()
961 pool->base.timing_generator_count = res_cap.num_timing_generator; in dce60_construct()
1155 pool->base.pipe_count = res_cap_61.num_timing_generator; in dce61_construct()
1156 pool->base.timing_generator_count = res_cap_61.num_timing_generator; in dce61_construct()
1353 pool->base.pipe_count = res_cap_64.num_timing_generator; in dce64_construct()
1354 pool->base.timing_generator_count = res_cap_64.num_timing_generator; in dce64_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn301/
A Ddcn301_resource.c641 .num_timing_generator = 4,
1104 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn301_destruct()
1150 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn301_destruct()
1303 loaded_ip->max_num_otg = pool->base.res_cap->num_timing_generator; in init_soc_bounding_box()
1432 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn301_resource_construct()
1433 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn301_resource_construct()
1635 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn301_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn302/
A Ddcn302_resource.c123 .num_timing_generator = 5,
1055 for (i = 0; i < pool->res_cap->num_timing_generator; i++) { in dcn302_resource_destruct()
1217 pool->pipe_count = pool->res_cap->num_timing_generator; in dcn302_resource_construct()
1218 pool->mpcc_count = pool->res_cap->num_timing_generator; in dcn302_resource_construct()
1395 for (i = 0; i < pool->res_cap->num_timing_generator; i++) { in dcn302_resource_construct()
1414 for (i = 0; i < pool->res_cap->num_timing_generator; i++) { in dcn302_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn303/
A Ddcn303_resource.c121 .num_timing_generator = 2,
1000 for (i = 0; i < pool->res_cap->num_timing_generator; i++) { in dcn303_resource_destruct()
1159 pool->pipe_count = pool->res_cap->num_timing_generator; in dcn303_resource_construct()
1160 pool->mpcc_count = pool->res_cap->num_timing_generator; in dcn303_resource_construct()
1328 for (i = 0; i < pool->res_cap->num_timing_generator; i++) { in dcn303_resource_construct()
1347 for (i = 0; i < pool->res_cap->num_timing_generator; i++) { in dcn303_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
A Ddcn316_resource.c808 .num_timing_generator = 4,
1430 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn316_resource_destruct()
1476 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn316_resource_destruct()
1744 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn316_resource_construct()
1745 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn316_resource_construct()
1916 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn316_resource_construct()
1936 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn316_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/
A Ddcn314_resource.c826 .num_timing_generator = 4,
1490 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn314_resource_destruct()
1536 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn314_resource_destruct()
1825 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn314_resource_construct()
1826 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn314_resource_construct()
2010 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn314_resource_construct()
2038 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn314_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn201/
A Ddcn201_resource.c563 .num_timing_generator = 2,
955 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn201_resource_destruct()
1194 dcn201_ip.max_num_otg = pool->base.res_cap->num_timing_generator; in dcn201_resource_construct()
1254 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn201_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.c814 .num_timing_generator = 4,
1434 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn31_resource_destruct()
1480 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn31_resource_destruct()
1891 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn31_resource_construct()
1892 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn31_resource_construct()
2082 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn31_resource_construct()
2110 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn31_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
A Ddcn315_resource.c813 .num_timing_generator = 4,
1434 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn315_resource_destruct()
1480 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn315_resource_destruct()
1864 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn315_resource_construct()
1865 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn315_resource_construct()
2036 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn315_resource_construct()
2064 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn315_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/
A Ddcn35_resource.c668 .num_timing_generator = 4,
1503 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn35_resource_destruct()
1549 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn35_resource_destruct()
1826 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn35_resource_construct()
1827 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn35_resource_construct()
2034 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn35_resource_construct()
2062 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn35_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/
A Ddcn321_resource.c643 .num_timing_generator = 4,
1420 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn321_resource_destruct()
1466 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn321_resource_destruct()
1679 num_pipes = pool->base.res_cap->num_timing_generator; in dcn321_resource_construct()
1682 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) in dcn321_resource_construct()
1878 for (i = 0, j = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn321_resource_construct()
1941 …pool->base.mpc = dcn321_mpc_create(ctx, pool->base.res_cap->num_timing_generator, pool->base.res_… in dcn321_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/
A Ddcn351_resource.c648 .num_timing_generator = 4,
1483 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn351_resource_destruct()
1529 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn351_resource_destruct()
1805 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn351_resource_construct()
1806 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn351_resource_construct()
2012 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn351_resource_construct()
2040 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn351_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dce112/
A Ddce112_resource.c393 .num_timing_generator = 6,
401 .num_timing_generator = 5,
1240 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dce112_resource_construct()
1241 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce112_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
A Ddcn401_resource.c642 .num_timing_generator = 4,
1419 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn401_resource_destruct()
1465 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn401_resource_destruct()
1767 num_pipes = pool->base.res_cap->num_timing_generator; in dcn401_resource_construct()
1770 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) in dcn401_resource_construct()
1958 for (i = 0, j = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn401_resource_construct()
2021 …pool->base.mpc = dcn401_mpc_create(ctx, pool->base.res_cap->num_timing_generator, pool->base.res_… in dcn401_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dce100/
A Ddce100_resource.c375 .num_timing_generator = 6,
1068 pool->base.pipe_count = res_cap.num_timing_generator; in dce100_resource_construct()
1069 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce100_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddcn31_fpu.c603 dcn3_1_ip.max_num_otg = dc->res_pool->res_cap->num_timing_generator; in dcn31_update_bw_bounding_box()
675 dcn3_15_ip.max_num_otg = dc->res_pool->res_cap->num_timing_generator; in dcn315_update_bw_bounding_box()
742 dcn3_16_ip.max_num_otg = dc->res_pool->res_cap->num_timing_generator; in dcn316_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn30/
A Ddcn30_resource.c670 .num_timing_generator = 6,
1133 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn30_resource_destruct()
1510 loaded_ip->max_num_otg = pool->base.res_cap->num_timing_generator; in init_soc_bounding_box()
2300 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn30_resource_construct()
2301 pool->base.mpcc_count = pool->base.res_cap->num_timing_generator; in dcn30_resource_construct()
2496 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn30_resource_construct()
2516 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn30_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dce110/
A Ddce110_resource.c385 .num_timing_generator = 3,
394 .num_timing_generator = 2,
1368 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dce110_resource_construct()
1370 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce110_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dce120/
A Ddce120_resource.c498 .num_timing_generator = 6,
1071 pool->base.pipe_count = res_cap.num_timing_generator; in dce120_resource_construct()
1072 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce120_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource.c646 .num_timing_generator = 4,
1438 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn32_resource_destruct()
1484 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn32_resource_destruct()
2118 num_pipes = pool->base.res_cap->num_timing_generator; in dcn32_resource_construct()
2121 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) in dcn32_resource_construct()
2321 for (i = 0, j = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn32_resource_construct()
2389 …pool->base.mpc = dcn32_mpc_create(ctx, pool->base.res_cap->num_timing_generator, pool->base.res_ca… in dcn32_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/inc/
A Dresource.h46 int num_timing_generator; member
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn10/
A Ddcn10_resource.c489 .num_timing_generator = 4,
499 .num_timing_generator = 3,
1346 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn10_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/
A Ddcn21_resource.c572 .num_timing_generator = 4,
712 for (i = 0; i < pool->base.res_cap->num_timing_generator; i++) { in dcn21_resource_destruct()
1407 pool->base.pipe_count = pool->base.res_cap->num_timing_generator; in dcn21_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
A Ddcn314_fpu.c195 dcn3_14_ip.max_num_otg = dc->res_pool->res_cap->num_timing_generator; in dcn314_update_bw_bounding_box_fpu()

Completed in 87 milliseconds

12