Home
last modified time | relevance | path

Searched refs:phyclk (Results 1 – 25 of 38) sorted by relevance

12

/linux/arch/arm/mach-s3c/
A Dsetup-usb-phy-s3c64xx.c26 u32 phyclk; in s3c_usb_otgphy_init() local
31 phyclk = readl(S3C_PHYCLK) & ~S3C_PHYCLK_CLKSEL_MASK; in s3c_usb_otgphy_init()
37 phyclk |= S3C_PHYCLK_CLKSEL_12M; in s3c_usb_otgphy_init()
40 phyclk |= S3C_PHYCLK_CLKSEL_24M; in s3c_usb_otgphy_init()
51 writel(phyclk | S3C_PHYCLK_CLK_FORCE, S3C_PHYCLK); in s3c_usb_otgphy_init()
/linux/drivers/phy/samsung/
A Dphy-exynos5250-sata.c50 struct clk *phyclk; member
196 sata_phy->phyclk = devm_clk_get(dev, "sata_phyctrl"); in exynos_sata_phy_probe()
197 if (IS_ERR(sata_phy->phyclk)) { in exynos_sata_phy_probe()
199 ret = PTR_ERR(sata_phy->phyclk); in exynos_sata_phy_probe()
203 ret = clk_prepare_enable(sata_phy->phyclk); in exynos_sata_phy_probe()
228 clk_disable_unprepare(sata_phy->phyclk); in exynos_sata_phy_probe()
/linux/drivers/phy/freescale/
A Dphy-fsl-samsung-hdmi.c582 struct clk *phyclk; in phy_clk_register() local
595 phyclk = devm_clk_register(dev, &phy->hw); in phy_clk_register()
596 if (IS_ERR(phyclk)) in phy_clk_register()
597 return dev_err_probe(dev, PTR_ERR(phyclk), in phy_clk_register()
600 ret = of_clk_add_hw_provider(np, of_clk_hw_simple_get, phyclk); in phy_clk_register()
/linux/drivers/net/wireless/ath/ath10k/
A Dhw.c601 u32 phyclk; in ath10k_hw_qca988x_set_coverage_class() local
626 phyclk = MS(phyclk_reg, WAVE1_PHYCLK_USEC) + 1; in ath10k_hw_qca988x_set_coverage_class()
652 if (slottime_reg % phyclk) { in ath10k_hw_qca988x_set_coverage_class()
660 slottime = slottime / phyclk; in ath10k_hw_qca988x_set_coverage_class()
674 slottime += value * 3 * phyclk; in ath10k_hw_qca988x_set_coverage_class()
681 ack_timeout += 3 * value * phyclk; in ath10k_hw_qca988x_set_coverage_class()
687 cts_timeout += 3 * value * phyclk; in ath10k_hw_qca988x_set_coverage_class()
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_mcg/
A Ddml2_mcg_dcn4.c183 …min_table->max_clocks_khz.phyclk = soc_bb->clk_table.phyclk.clk_values_khz[soc_bb->clk_table.phycl… in build_min_clock_table()
/linux/drivers/phy/rockchip/
A Dphy-rockchip-inno-hdmi.c245 struct clk *phyclk; member
638 ret = clk_prepare_enable(inno->phyclk); in inno_hdmi_phy_power_on()
644 clk_disable_unprepare(inno->phyclk); in inno_hdmi_phy_power_on()
660 clk_disable_unprepare(inno->phyclk); in inno_hdmi_phy_power_off()
1017 inno->phyclk = devm_clk_register(dev, &inno->hw); in inno_hdmi_phy_clk_register()
1018 if (IS_ERR(inno->phyclk)) { in inno_hdmi_phy_clk_register()
1019 ret = PTR_ERR(inno->phyclk); in inno_hdmi_phy_clk_register()
1024 ret = of_clk_add_provider(np, of_clk_src_simple_get, inno->phyclk); in inno_hdmi_phy_clk_register()
/linux/Documentation/devicetree/bindings/phy/
A Drockchip,inno-usb2phy.yaml40 const: phyclk
186 clock-names = "phyclk";
A Drockchip-usb-phy.yaml47 const: phyclk
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
A Ddml_top_soc_parameter_types.h122 struct dml2_clk_table phyclk; member
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/bounding_boxes/
A Ddcn4_soc_bb.h110 .phyclk = {
A Ddcn3_soc_bb.h160 .phyclk = {
/linux/Documentation/devicetree/bindings/net/
A Dsti-dwmac.txt20 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or
A Dstm32-dwmac.yaml92 st,ext-phyclk:
/linux/Documentation/devicetree/bindings/usb/
A Dsamsung,exynos-dwc3.yaml104 - const: phyclk
/linux/Documentation/devicetree/bindings/clock/st/
A Dst,flexgen.txt128 "clk-eth-ref-phyclk",
/linux/arch/arm/boot/dts/st/
A Dstm32mp135f-dhcor-dhsbc.dts85 st,ext-phyclk;
134 st,ext-phyclk;
A Dstih407-pinctrl.dtsi218 phyclk = <&pio2 3 ALT4 OUT NICLK 1250 CLK_B>;
260 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
281 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
287 phyclk = <&pio2 3 ALT2 IN NICLK 0 CLK_A>;
/linux/arch/arm/boot/dts/rockchip/
A Drk3188.dtsi658 clock-names = "phyclk";
666 clock-names = "phyclk";
A Drk3066a.dtsi715 clock-names = "phyclk";
723 clock-names = "phyclk";
A Drk322x.dtsi260 clock-names = "phyclk";
287 clock-names = "phyclk";
A Drk3288.dtsi918 clock-names = "phyclk";
928 clock-names = "phyclk";
938 clock-names = "phyclk";
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
A Dmain.h366 bool phyclk; /* phy is out of reset and has clock */ member
/linux/Documentation/devicetree/bindings/soc/rockchip/
A Dgrf.yaml333 clock-names = "phyclk";
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/inc/
A Ddml2_internal_shared_types.h36 unsigned int phyclk; member
/linux/arch/arm64/boot/dts/rockchip/
A Drk3588-extra.dtsi56 clock-names = "phyclk";

Completed in 52 milliseconds

12