Home
last modified time | relevance | path

Searched refs:post_div (Results 1 – 25 of 40) sorted by relevance

12

/linux/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_pll.c92 ref_div_max = min(100 / post_div, ref_div_max); in amdgpu_pll_get_fb_ref_div()
135 unsigned post_div_min, post_div_max, post_div; in amdgpu_pll_compute() local
163 post_div_min = pll->post_div; in amdgpu_pll_compute()
164 post_div_max = pll->post_div; in amdgpu_pll_compute()
208 for (post_div = post_div_min; post_div <= post_div_max; ++post_div) { in amdgpu_pll_compute()
213 (ref_div * post_div)); in amdgpu_pll_compute()
218 post_div_best = post_div; in amdgpu_pll_compute()
222 post_div = post_div_best; in amdgpu_pll_compute()
253 (ref_div * post_div * 10); in amdgpu_pll_compute()
255 *post_div_p = post_div; in amdgpu_pll_compute()
[all …]
A Datombios_crtc.c584 u32 post_div, in amdgpu_atombios_crtc_program_pll() argument
611 args.v1.ucPostDiv = post_div; in amdgpu_atombios_crtc_program_pll()
621 args.v2.ucPostDiv = post_div; in amdgpu_atombios_crtc_program_pll()
631 args.v3.ucPostDiv = post_div; in amdgpu_atombios_crtc_program_pll()
648 args.v5.ucPostDiv = post_div; in amdgpu_atombios_crtc_program_pll()
678 args.v6.ucPostDiv = post_div; in amdgpu_atombios_crtc_program_pll()
825 u32 ref_div = 0, fb_div = 0, frac_fb_div = 0, post_div = 0; in amdgpu_atombios_crtc_set_pll() local
851 pll->post_div = amdgpu_crtc->pll_post_div; in amdgpu_atombios_crtc_set_pll()
854 &fb_div, &frac_fb_div, &ref_div, &post_div); in amdgpu_atombios_crtc_set_pll()
861 ref_div, fb_div, frac_fb_div, post_div, in amdgpu_atombios_crtc_set_pll()
A Damdgpu_atombios.h28 u32 post_div; member
68 u32 post_div; member
A Datombios_crtc.h51 u32 post_div,
A Dsi.c1676 unsigned post_div = vco_freq / target_freq; in si_uvd_calc_upll_post_div() local
1679 if (post_div < pd_min) in si_uvd_calc_upll_post_div()
1680 post_div = pd_min; in si_uvd_calc_upll_post_div()
1683 if ((vco_freq / post_div) > target_freq) in si_uvd_calc_upll_post_div()
1684 post_div += 1; in si_uvd_calc_upll_post_div()
1687 if (post_div > pd_even && post_div % 2) in si_uvd_calc_upll_post_div()
1688 post_div += 1; in si_uvd_calc_upll_post_div()
1690 return post_div; in si_uvd_calc_upll_post_div()
A Damdgpu_atombios.c1025 dividers->post_div = args.v3.ucPostDiv; in amdgpu_atombios_get_clock_dividers()
1047 dividers->post_div = args.v5.ucPostDiv; in amdgpu_atombios_get_clock_dividers()
1067 dividers->post_divider = dividers->post_div = args.v4.ucPostDiv; in amdgpu_atombios_get_clock_dividers()
1083 dividers->post_div = args.v6_out.ucPllPostDiv; in amdgpu_atombios_get_clock_dividers()
1126 mpll_param->post_div = args.ucPostDiv; in amdgpu_atombios_get_memory_pll_dividers()
/linux/drivers/gpu/drm/radeon/
A Dradeon_clocks.c59 if (post_div == 2) in radeon_legacy_get_engine_clock()
61 else if (post_div == 3) in radeon_legacy_get_engine_clock()
63 else if (post_div == 4) in radeon_legacy_get_engine_clock()
89 if (post_div == 2) in radeon_legacy_get_memory_clock()
91 else if (post_div == 3) in radeon_legacy_get_memory_clock()
93 else if (post_div == 4) in radeon_legacy_get_memory_clock()
364 *post_div = 8; in calc_eng_mem_clock()
367 *post_div = 4; in calc_eng_mem_clock()
370 *post_div = 2; in calc_eng_mem_clock()
373 *post_div = 1; in calc_eng_mem_clock()
[all …]
A Dradeon_display.c1044 for (post_div = post_div_min; post_div <= post_div_max; ++post_div) { in radeon_compute_pll_avivo()
1049 (ref_div * post_div)); in radeon_compute_pll_avivo()
1058 post_div = post_div_best; in radeon_compute_pll_avivo()
1091 *post_div_p = post_div; in radeon_compute_pll_avivo()
1129 uint32_t post_div; in radeon_compute_pll_legacy() local
1169 for (post_div = max_post_div; post_div >= min_post_div; --post_div) { in radeon_compute_pll_legacy()
1177 if ((post_div == 5) || in radeon_compute_pll_legacy()
1178 (post_div == 7) || in radeon_compute_pll_legacy()
1179 (post_div == 9) || in radeon_compute_pll_legacy()
1180 (post_div == 10) || in radeon_compute_pll_legacy()
[all …]
A Dradeon_legacy_tv.c857 int post_div; in get_post_div() local
859 case 1: post_div = 0; break; in get_post_div()
860 case 2: post_div = 1; break; in get_post_div()
861 case 3: post_div = 4; break; in get_post_div()
862 case 4: post_div = 2; break; in get_post_div()
863 case 6: post_div = 6; break; in get_post_div()
864 case 8: post_div = 3; break; in get_post_div()
865 case 12: post_div = 7; break; in get_post_div()
867 default: post_div = 5; break; in get_post_div()
869 return post_div; in get_post_div()
A Drv730_dpm.c62 post_divider = ((dividers.post_div >> 4) & 0xf) + in rv730_populate_sclk_value()
63 (dividers.post_div & 0xf) + 2; in rv730_populate_sclk_value()
78 spll_func_cntl |= SPLL_HILEN((dividers.post_div >> 4) & 0xf); in rv730_populate_sclk_value()
79 spll_func_cntl |= SPLL_LOLEN(dividers.post_div & 0xf); in rv730_populate_sclk_value()
140 post_divider = ((dividers.post_div >> 4) & 0xf) + in rv730_populate_mclk_value()
141 (dividers.post_div & 0xf) + 2; in rv730_populate_mclk_value()
153 mpll_func_cntl |= MPLL_HILEN((dividers.post_div >> 4) & 0xf); in rv730_populate_mclk_value()
154 mpll_func_cntl |= MPLL_LOLEN(dividers.post_div & 0xf); in rv730_populate_mclk_value()
A Drv740_dpm.c142 tmp = (u64) engine_clock * reference_divider * dividers.post_div * 16384; in rv740_populate_sclk_value()
148 spll_func_cntl |= SPLL_PDIV_A(dividers.post_div); in rv740_populate_sclk_value()
159 u32 vco_freq = engine_clock * dividers.post_div; in rv740_populate_sclk_value()
216 mpll_ad_func_cntl |= YCLK_POST_DIV(dividers.post_div); in rv740_populate_mclk_value()
233 mpll_dq_func_cntl |= YCLK_POST_DIV(dividers.post_div); in rv740_populate_mclk_value()
246 u32 vco_freq = memory_clock * dividers.post_div; in rv740_populate_mclk_value()
A Dradeon_uvd.c911 unsigned post_div = vco_freq / target_freq; in radeon_uvd_calc_upll_post_div() local
914 if (post_div < pd_min) in radeon_uvd_calc_upll_post_div()
915 post_div = pd_min; in radeon_uvd_calc_upll_post_div()
918 if ((vco_freq / post_div) > target_freq) in radeon_uvd_calc_upll_post_div()
919 post_div += 1; in radeon_uvd_calc_upll_post_div()
922 if (post_div > pd_even && post_div % 2) in radeon_uvd_calc_upll_post_div()
923 post_div += 1; in radeon_uvd_calc_upll_post_div()
925 return post_div; in radeon_uvd_calc_upll_post_div()
A Dradeon_legacy_crtc.c756 } *post_div, post_divs[] = { in radeon_set_pll() local
822 for (post_div = &post_divs[0]; post_div->divider; ++post_div) { in radeon_set_pll()
823 if (post_div->divider == post_divider) in radeon_set_pll()
827 if (!post_div->divider) in radeon_set_pll()
828 post_div = &post_divs[0]; in radeon_set_pll()
843 pll_fb_post_div = (feedback_div | (post_div->bitvalue << 16)); in radeon_set_pll()
A Drs780_dpm.c89 r600_engine_clock_entry_set_post_divider(rdev, 0, dividers.post_div); in rs780_initialize_dpm_power_state()
454 (min_dividers.post_div != max_dividers.post_div) || in rs780_set_engine_clock_scaling()
456 (max_dividers.post_div != current_max_dividers.post_div)) in rs780_set_engine_clock_scaling()
989 u32 post_div = ((func_cntl & SPLL_SW_HILEN_MASK) >> SPLL_SW_HILEN_SHIFT) + 1 + in rs780_dpm_debugfs_print_current_performance_level() local
992 (post_div * ref_div); in rs780_dpm_debugfs_print_current_performance_level()
1011 u32 post_div = ((func_cntl & SPLL_SW_HILEN_MASK) >> SPLL_SW_HILEN_SHIFT) + 1 + in rs780_dpm_get_current_sclk() local
1014 (post_div * ref_div); in rs780_dpm_get_current_sclk()
A Datombios_crtc.c824 u32 post_div, in atombios_crtc_program_pll() argument
851 args.v1.ucPostDiv = post_div; in atombios_crtc_program_pll()
861 args.v2.ucPostDiv = post_div; in atombios_crtc_program_pll()
871 args.v3.ucPostDiv = post_div; in atombios_crtc_program_pll()
888 args.v5.ucPostDiv = post_div; in atombios_crtc_program_pll()
917 args.v6.ucPostDiv = post_div; in atombios_crtc_program_pll()
1089 pll->post_div = radeon_crtc->pll_post_div; in atombios_crtc_set_pll()
1094 &fb_div, &frac_fb_div, &ref_div, &post_div); in atombios_crtc_set_pll()
1097 &fb_div, &frac_fb_div, &ref_div, &post_div); in atombios_crtc_set_pll()
1100 &fb_div, &frac_fb_div, &ref_div, &post_div); in atombios_crtc_set_pll()
[all …]
A Dradeon_mode.h171 uint32_t post_div; member
542 u32 post_div; member
582 u32 post_div; member
A Drv770_dpm.c334 post_divider = dividers->post_div; in rv770_calculate_fractional_mpll_feedback_divider()
423 ret = rv770_encode_yclk_post_div(dividers.post_div, &postdiv_yclk); in rv770_populate_mclk_value()
453 ret = rv770_encode_yclk_post_div(dividers.post_div, &postdiv_yclk); in rv770_populate_mclk_value()
515 post_divider = (0x0f & (dividers.post_div >> 4)) + (0x0f & dividers.post_div) + 2; in rv770_populate_sclk_value()
529 spll_func_cntl |= SPLL_HILEN((dividers.post_div >> 4) & 0xf); in rv770_populate_sclk_value()
530 spll_func_cntl |= SPLL_LOLEN(dividers.post_div & 0xf); in rv770_populate_sclk_value()
A Dkv_dpm.c387 pi->graphics_level[index].SclkDid = (u8)dividers.post_div; in kv_set_divider_value()
690 pi->uvd_level[i].VclkDivider = (u8)dividers.post_div; in kv_populate_uvd_table()
696 pi->uvd_level[i].DclkDivider = (u8)dividers.post_div; in kv_populate_uvd_table()
758 pi->vce_level[i].Divider = (u8)dividers.post_div; in kv_populate_vce_table()
821 pi->samu_level[i].Divider = (u8)dividers.post_div; in kv_populate_samu_table()
880 pi->acp_level[i].Divider = (u8)dividers.post_div; in kv_populate_acp_table()
/linux/drivers/clk/
A Dclk-stm32f4.c1764 post_div = &post_div_data[n]; in stm32f4_rcc_init()
1767 post_div->parent, in stm32f4_rcc_init()
1768 post_div->flag, in stm32f4_rcc_init()
1769 base + post_div->offset, in stm32f4_rcc_init()
1770 post_div->shift, in stm32f4_rcc_init()
1771 post_div->width, in stm32f4_rcc_init()
1772 post_div->flag_div, in stm32f4_rcc_init()
1773 post_div->div_table, in stm32f4_rcc_init()
1774 clks[post_div->pll_idx], in stm32f4_rcc_init()
1777 if (post_div->idx != NO_IDX) in stm32f4_rcc_init()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
A Dmcp77.c55 u32 post_div = 0; in read_pll() local
61 post_div = 1 << ((nvkm_rd32(device, 0x4070) & 0x000f0000) >> 16); in read_pll()
64 post_div = (nvkm_rd32(device, 0x4040) & 0x000f0000) >> 16; in read_pll()
74 clock = clock / post_div; in read_pll()
/linux/drivers/clk/sophgo/
A Dclk-cv18xx-pll.c60 for_each_pll_limit_range(post, &limit->post_div) { in ipll_find_rate()
252 unsigned long post_div, in fpll_find_synthesizer() argument
262 trate = fpll_calc_rate(parent, pre_div, div, post_div, in fpll_find_synthesizer()
298 for_each_pll_limit_range(post, &limit->post_div) { in fpll_find_rate()
A Dclk-cv18xx-pll.h15 } pre_div, div, post_div, ictrl, mode; member
/linux/drivers/video/fbdev/aty/
A Dradeon_base.c1527 } *post_div, in radeon_calc_pll_regs() local
1596 for (post_div = &post_divs[0]; post_div->divider; ++post_div) { in radeon_calc_pll_regs()
1597 pll_output_freq = post_div->divider * freq; in radeon_calc_pll_regs()
1601 if (uses_dvo && (post_div->divider & 1)) in radeon_calc_pll_regs()
1610 if ( !post_div->divider ) { in radeon_calc_pll_regs()
1611 post_div = &post_divs[post_div->bitvalue]; in radeon_calc_pll_regs()
1612 pll_output_freq = post_div->divider * freq; in radeon_calc_pll_regs()
1620 if ( !post_div->divider ) { in radeon_calc_pll_regs()
1621 post_div = &post_divs[post_div->bitvalue]; in radeon_calc_pll_regs()
1622 pll_output_freq = post_div->divider * freq; in radeon_calc_pll_regs()
[all …]
A Dradeonfb.h233 int post_div; member
/linux/drivers/media/tuners/
A Dtda18271-priv.h180 u32 *freq, u8 *post_div, u8 *div);

Completed in 88 milliseconds

12