Home
last modified time | relevance | path

Searched refs:post_soft_reset (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/gpu/drm/amd/include/
A Damd_shared.h396 int (*post_soft_reset)(void *handle); member
/linux/drivers/gpu/drm/amd/amdgpu/
A Djpeg_v2_5.c630 .post_soft_reset = NULL,
652 .post_soft_reset = NULL,
A Dtonga_ih.c486 .post_soft_reset = tonga_ih_post_soft_reset,
A Djpeg_v3_0.c550 .post_soft_reset = NULL,
A Djpeg_v5_0_0.c637 .post_soft_reset = NULL,
A Djpeg_v4_0.c717 .post_soft_reset = NULL,
A Djpeg_v2_0.c759 .post_soft_reset = NULL,
A Djpeg_v4_0_5.c758 .post_soft_reset = NULL,
A Dvce_v3_0.c912 .post_soft_reset = vce_v3_0_post_soft_reset,
A Dvcn_v2_5.c2004 .post_soft_reset = NULL,
2026 .post_soft_reset = NULL,
A Dvce_v4_0.c1091 .post_soft_reset = NULL /* vce_v4_0_post_soft_reset */,
A Djpeg_v4_0_3.c1073 .post_soft_reset = NULL,
A Dvcn_v5_0_0.c1421 .post_soft_reset = NULL,
A Dsdma_v3_0.c1552 .post_soft_reset = sdma_v3_0_post_soft_reset,
A Duvd_v6_0.c1544 .post_soft_reset = uvd_v6_0_post_soft_reset,
A Dvcn_v4_0_5.c1695 .post_soft_reset = NULL,
A Dgmc_v8_0.c1714 .post_soft_reset = gmc_v8_0_post_soft_reset,
A Duvd_v7_0.c1801 .post_soft_reset = NULL /* uvd_v7_0_post_soft_reset */,
A Dvcn_v4_0_3.c1813 .post_soft_reset = NULL,
A Dvcn_v1_0.c2003 .post_soft_reset = NULL /* vcn_v1_0_post_soft_reset */,
A Dvcn_v2_0.c2112 .post_soft_reset = NULL,
A Dvcn_v4_0.c2237 .post_soft_reset = NULL,
A Damdgpu_device.c5020 adev->ip_blocks[i].version->funcs->post_soft_reset) in amdgpu_device_ip_post_soft_reset()
5021 r = adev->ip_blocks[i].version->funcs->post_soft_reset(adev); in amdgpu_device_ip_post_soft_reset()
A Dvcn_v3_0.c2330 .post_soft_reset = NULL,
/linux/sound/soc/codecs/
A Dcs35l56.c1355 goto post_soft_reset; in cs35l56_init()
1388 post_soft_reset: in cs35l56_init()

Completed in 112 milliseconds

12