| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/ |
| A D | dml2_core_dcn4.c | 273 programming->fams2_required = display_cfg->stage3.fams2_required; in pack_mode_programming_params_with_implicit_subvp()
284 …programming->stream_programming[stream_index].stream_descriptor = &programming->display_config.str… in pack_mode_programming_params_with_implicit_subvp()
311 …programming->plane_programming[plane_index].plane_descriptor = &programming->display_config.plane_… in pack_mode_programming_params_with_implicit_subvp()
346 …programming->plane_programming[plane_index].pipe_regs[pipe_offset] = &programming->pipe_regs[total… in pack_mode_programming_params_with_implicit_subvp()
357 …programming->stream_programming[main_plane->stream_index].uclk_pstate_method = programming->plane_… in pack_mode_programming_params_with_implicit_subvp()
383 …programming->plane_programming[main_plane_index].phantom_plane.pipe_regs[pipe_offset] = &programmi… in pack_mode_programming_params_with_implicit_subvp()
552 l->mode_programming_ex_params.programming = in_out->programming; in core_dcn4_mode_programming()
591 …in_out->programming->plane_programming[plane_index].plane_descriptor = &in_out->programming->displ… in core_dcn4_mode_programming()
594 …in_out->programming->plane_programming[plane_index].pipe_regs[pipe_offset] = &in_out->programming-… in core_dcn4_mode_programming()
605 …in_out->programming->stream_programming[main_stream_index].stream_descriptor = &in_out->programmin… in core_dcn4_mode_programming()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_dpmm/ |
| A D | dml2_dpmm_dcn4.c | 531 in_out->programming->uclk_pstate_supported = true; in determine_power_management_features_with_fams()
562 …if (in_out->programming->min_clocks.dcn4x.svp_prefetch.uclk_khz > in_out->programming->min_clocks.… in map_mode_to_soc_dpm()
563 …in_out->programming->min_clocks.dcn4x.active.uclk_khz = in_out->programming->min_clocks.dcn4x.svp_… in map_mode_to_soc_dpm()
565 …if (in_out->programming->min_clocks.dcn4x.svp_prefetch.fclk_khz > in_out->programming->min_clocks.… in map_mode_to_soc_dpm()
566 …in_out->programming->min_clocks.dcn4x.active.fclk_khz = in_out->programming->min_clocks.dcn4x.svp_… in map_mode_to_soc_dpm()
568 …if (in_out->programming->min_clocks.dcn4x.svp_prefetch.dcfclk_khz > in_out->programming->min_clock… in map_mode_to_soc_dpm()
569 …in_out->programming->min_clocks.dcn4x.active.dcfclk_khz = in_out->programming->min_clocks.dcn4x.sv… in map_mode_to_soc_dpm()
594 …&in_out->programming->min_clocks.dcn4x.dispclk_khz, &in_out->programming->min_clocks.dcn4x.dpprefc… in map_mode_to_soc_dpm()
618 in_out->programming->fclk_pstate_supported = false; in map_mode_to_soc_dpm()
619 in_out->programming->uclk_pstate_supported = false; in map_mode_to_soc_dpm()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_top/ |
| A D | dml_top.c | 134 l->dppm_map_mode_params.programming = dpmm_programming; in dml2_check_mode_supported()
159 memset(in_out->programming, 0, sizeof(struct dml2_display_cfg_programming)); in dml2_build_mode_programming()
186 l->informative_params.programming = in_out->programming; in dml2_build_mode_programming()
225 l->informative_params.programming = in_out->programming; in dml2_build_mode_programming()
230 in_out->programming->informative.failed_mcache_validation = true; in dml2_build_mode_programming()
315 l->dppm_map_mode_params.programming = in_out->programming; in dml2_build_mode_programming()
320 in_out->programming->informative.failed_dpmm = true; in dml2_build_mode_programming()
327 l->mode_programming_params.programming = in_out->programming; in dml2_build_mode_programming()
331 in_out->programming->informative.failed_mode_programming = true; in dml2_build_mode_programming()
337 l->dppm_map_watermarks_params.programming = in_out->programming; in dml2_build_mode_programming()
[all …]
|
| /linux/Documentation/ABI/testing/ |
| A D | sysfs-class-fpga-manager | 13 wrong during FPGA programming (something that the driver can't
30 * write init = preparing FPGA for programming
31 * write init error = Error while preparing FPGA for programming
33 * write error = Error while programming
34 * write complete = Doing post programming steps
35 * write complete error = Error while doing post programming
43 If FPGA programming operation fails, it could be caused by crc
46 programming errors to userspace. This is a list of strings for
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/ |
| A D | dml21_wrapper.c | 31 if (!((*dml_ctx)->v21.mode_programming.programming)) in dml21_allocate_memory()
116 kfree(dml2->v21.mode_programming.programming); in dml21_destroy()
142 pln_prog = &in_ctx->v21.mode_programming.programming->plane_programming[dml_prog_idx]; in dml21_calculate_rq_and_dlg_params()
147 …stream_prog = &in_ctx->v21.mode_programming.programming->stream_programming[pln_prog->plane_descri… in dml21_calculate_rq_and_dlg_params()
268 …_mode_programming_locals.mode_programming_params.programming = dml_ctx->v21.mode_programming.progr… in dml21_check_mode_support()
307 dml_phantom_prog_idx = dml_ctx->v21.mode_programming.programming->display_config.num_planes; in dml21_prepare_mcache_programming()
311 pln_prog = &dml_ctx->v21.mode_programming.programming->plane_programming[dml_prog_idx]; in dml21_prepare_mcache_programming()
362 pln_prog = &dml_ctx->v21.mode_programming.programming->plane_programming[dml_prog_idx]; in dml21_prepare_mcache_programming()
403 …dml2_display_cfg_programming *dst_dml2_programming = dst_dml_ctx->v21.mode_programming.programming; in dml21_copy()
410 …memcpy(dst_dml2_programming, src_dml_ctx->v21.mode_programming.programming, sizeof(struct dml2_dis… in dml21_copy()
[all …]
|
| A D | dml21_translation_helper.c | 1028 …context->bw_ctx.bw.dcn.clk.dispclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4… in dml21_copy_clocks_to_dc_state()
1029 …context->bw_ctx.bw.dcn.clk.dcfclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4x… in dml21_copy_clocks_to_dc_state()
1030 …context->bw_ctx.bw.dcn.clk.dramclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4… in dml21_copy_clocks_to_dc_state()
1031 …context->bw_ctx.bw.dcn.clk.fclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4x.a… in dml21_copy_clocks_to_dc_state()
1033 …context->bw_ctx.bw.dcn.clk.idle_fclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dc… in dml21_copy_clocks_to_dc_state()
1036 …context->bw_ctx.bw.dcn.clk.p_state_change_support = in_ctx->v21.mode_programming.programming->uclk… in dml21_copy_clocks_to_dc_state()
1037 …context->bw_ctx.bw.dcn.clk.dtbclk_en = in_ctx->v21.mode_programming.programming->min_clocks.dcn4x.… in dml21_copy_clocks_to_dc_state()
1038 …context->bw_ctx.bw.dcn.clk.ref_dtbclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.d… in dml21_copy_clocks_to_dc_state()
1091 const struct dml2_display_cfg_programming *programming = in_ctx->v21.mode_programming.programming; in dml21_extract_watermark_sets() local
1096 for (wm_index = 0; wm_index < programming->global_regs.num_watermark_sets; wm_index++) { in dml21_extract_watermark_sets()
[all …]
|
| A D | dml21_utils.c | 65 …if (dml_ctx->v21.mode_programming.programming->plane_programming[i].plane_descriptor->stream_index… in find_valid_pipe_idx_for_stream_index()
105 …dml_stream_index = dml_ctx->v21.mode_programming.programming->plane_programming[dml_plane_idx].pla… in dml21_find_dc_pipes_for_plane()
430 …for (dml_stream_index = 0; dml_stream_index < dml_ctx->v21.mode_programming.programming->display_c… in dml21_handle_phantom_streams_planes()
432 …if (dml_ctx->v21.mode_programming.programming->stream_programming[dml_stream_index].phantom_stream… in dml21_handle_phantom_streams_planes()
447 &dml_ctx->v21.mode_programming.programming->stream_programming[dml_stream_index]); in dml21_handle_phantom_streams_planes()
453 …for (dml_plane_index = 0; dml_plane_index < dml_ctx->v21.mode_programming.programming->display_con… in dml21_handle_phantom_streams_planes()
454 …if (dml_ctx->v21.mode_programming.programming->plane_programming[dml_plane_index].plane_descriptor… in dml21_handle_phantom_streams_planes()
465 &dml_ctx->v21.mode_programming.programming->plane_programming[dml_plane_index]); in dml21_handle_phantom_streams_planes()
488 if (dml_ctx->v21.mode_programming.programming->fams2_required) { in dml21_build_fams2_programming()
512 &dml_ctx->v21.mode_programming.programming->stream_programming[dml_stream_idx].fams2_params, in dml21_build_fams2_programming()
[all …]
|
| /linux/Documentation/input/ |
| A D | input_kapi.rst | 12 input-programming
13 gameport-programming
|
| /linux/Documentation/driver-api/fpga/ |
| A D | fpga-programming.rst | 7 The in-kernel API for FPGA programming is a combination of APIs from
9 trigger FPGA programming is fpga_region_program_fpga().
31 bridges to control during programming or it has a pointer to a function that
71 /* Add info to region and do the programming */
84 API for programming an FPGA
|
| A D | fpga-region.rst | 20 enumeration after programming.
24 * which FPGA manager to use to do the programming
26 * which bridges to disable before programming and enable afterwards.
60 Manager it will be using to do the programming. This usually would happen
68 The FPGA region will need to specify which bridges to control while programming
71 the list of bridges to program just before programming
|
| A D | intro.rst | 26 If you are adding a new FPGA or a new method of programming an FPGA,
36 region of an FPGA during programming. They are disabled before
37 programming begins and re-enabled afterwards. An FPGA bridge may be
|
| A D | index.rst | 14 fpga-programming
|
| A D | fpga-mgr.rst | 7 The FPGA manager core exports a set of functions for programming an FPGA with
18 The particulars for programming the image are presented in a structure (struct
80 do the programming sequence for this particular FPGA. These ops return 0 for
83 The programming sequence is::
|
| /linux/Documentation/driver-api/soundwire/ |
| A D | error_handling.rst | 16 Improvements could be invalidating an entire programming sequence and
22 that bus clashes due to programming errors (two streams using the same bit
34 be applied. In case of a bad programming (command sent to non-existent
38 backtracking and restarting the entire programming sequence might be a
|
| /linux/Documentation/misc-devices/ |
| A D | c2port.rst | 26 C2 Interface used for in-system programming of micro controllers.
45 banging) designed to enable in-system programming, debugging, and
47 this code supports only flash programming but extensions are easy to
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/inc/ |
| A D | dml2_internal_shared_types.h | 93 struct dml2_display_cfg_programming *programming; member
106 struct dml2_display_cfg_programming *programming; member
110 struct dml2_display_cfg_programming programming; member
402 struct dml2_display_cfg_programming *programming; member
420 struct dml2_display_cfg_programming *programming; member
|
| /linux/Documentation/devicetree/bindings/clock/ |
| A D | keystone-pll.txt | 46 - bit-mask : arbitrary bitmask for programming the mux
68 - bit-mask : arbitrary bitmask for programming the divider
|
| /linux/Documentation/devicetree/bindings/iommu/ |
| A D | arm,smmu.yaml | 305 through the TCU's programming interface.
317 through the TCU's programming interface.
319 through the TCU's programming interface.
347 through the TCU's programming interface.
360 through the TCU's programming interface.
362 through the TCU's programming interface.
386 through the TCU's programming interface.
442 through the TCU's programming interface.
|
| /linux/Documentation/arch/ |
| A D | index.rst | 6 These books provide programming details about architecture-specific
|
| /linux/Documentation/translations/sp_SP/process/ |
| A D | index.rst | 20 programming-language
|
| /linux/Documentation/driver-api/ |
| A D | i2c.rst | 16 The Linux I2C programming interfaces support the master side of bus
17 interactions and the slave side. The programming interface is
|
| /linux/Documentation/devicetree/bindings/clock/ti/ |
| A D | mux.txt | 13 results in programming the register as follows:
46 - ti,index-starts-at-one : valid input select programming starts at 1, not
|
| /linux/Documentation/devicetree/bindings/virtio/ |
| A D | pci-iommu.yaml | 13 When virtio-iommu uses the PCI transport, its programming interface is
73 /* The IOMMU programming interface uses slot 00:01.0 */
|
| /linux/Documentation/crypto/ |
| A D | index.rst | 10 for cryptographic use cases, as well as programming examples.
|
| /linux/Documentation/translations/zh_TW/process/ |
| A D | index.rst | 33 programming-language
|