Home
last modified time | relevance | path

Searched refs:train_set (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
A Dg4x_dp.c835 u8 train_set = intel_dp->train_set[0]; in vlv_set_signal_levels() local
837 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { in vlv_set_signal_levels()
921 u8 train_set = intel_dp->train_set[0]; in chv_set_signal_levels() local
923 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { in chv_set_signal_levels()
998 static u32 g4x_signal_levels(u8 train_set) in g4x_signal_levels() argument
1017 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { in g4x_signal_levels()
1041 u8 train_set = intel_dp->train_set[0]; in g4x_set_signal_levels() local
1044 signal_levels = g4x_signal_levels(train_set); in g4x_set_signal_levels()
1057 static u32 snb_cpu_edp_signal_levels(u8 train_set) in snb_cpu_edp_signal_levels() argument
1089 u8 train_set = intel_dp->train_set[0]; in snb_cpu_edp_set_signal_levels() local
[all …]
A Dintel_dp_link_training.c515 intel_dp->train_set[lane] = in intel_dp_get_adjust_train()
535 u8 buf[sizeof(intel_dp->train_set) + 1]; in intel_dp_set_link_train()
583 #define TRAIN_SET_VSWING_ARGS(train_set) \ argument
584 _TRAIN_SET_VSWING_ARGS((train_set)[0]), \
585 _TRAIN_SET_VSWING_ARGS((train_set)[1]), \
586 _TRAIN_SET_VSWING_ARGS((train_set)[2]), \
587 _TRAIN_SET_VSWING_ARGS((train_set)[3])
595 _TRAIN_SET_PREEMPH_ARGS((train_set)[3])
598 #define TRAIN_SET_TX_FFE_ARGS(train_set) \ argument
602 _TRAIN_SET_TX_FFE_ARGS((train_set)[3])
[all …]
A Dintel_ddi.c1422 u8 train_set = intel_dp->train_set[lane]; in intel_ddi_dp_level() local
1425 return train_set & DP_TX_FFE_PRESET_VALUE_MASK; in intel_ddi_dp_level()
1427 u8 signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK | in intel_ddi_dp_level()
A Dintel_display_types.h1820 u8 train_set[4]; member
A Dintel_display_debugfs.c926 intel_dp->train_set[0]); in i915_displayport_test_data_show()
A Dintel_dp.c3131 memset(intel_dp->train_set, 0, sizeof(intel_dp->train_set)); in intel_dp_set_link_params()
5026 intel_dp->train_set, crtc_state->lane_count); in intel_dp_process_phy_request()
/linux/drivers/gpu/drm/amd/amdgpu/
A Datombios_dp.c205 u8 train_set[4]) in amdgpu_atombios_dp_get_adjust_train()
237 train_set[lane] = v | p; in amdgpu_atombios_dp_get_adjust_train()
496 u8 train_set[4]; member
512 dp_info->train_set, dp_info->dp_lane_count); in amdgpu_atombios_dp_update_vs_emph()
606 memset(dp_info->train_set, 0, 4); in amdgpu_atombios_dp_link_train_cr()
651 dp_info->train_set); in amdgpu_atombios_dp_link_train_cr()
660 dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, in amdgpu_atombios_dp_link_train_cr()
661 (dp_info->train_set[0] & DP_TRAIN_PRE_EMPHASIS_MASK) >> in amdgpu_atombios_dp_link_train_cr()
702 dp_info->train_set); in amdgpu_atombios_dp_link_train_ce()
713 dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, in amdgpu_atombios_dp_link_train_ce()
[all …]
/linux/drivers/gpu/drm/radeon/
A Datombios_dp.c254 u8 train_set[4]) in dp_get_adjust_train()
286 train_set[lane] = v | p; in dp_get_adjust_train()
541 u8 train_set[4]; member
557 dp_info->train_set, dp_info->dp_lane_count); in radeon_dp_update_vs_emph()
668 memset(dp_info->train_set, 0, 4); in radeon_dp_link_train_cr()
692 if ((dp_info->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0) in radeon_dp_link_train_cr()
709 voltage = dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK; in radeon_dp_link_train_cr()
721 dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, in radeon_dp_link_train_cr()
722 (dp_info->train_set[0] & DP_TRAIN_PRE_EMPHASIS_MASK) >> in radeon_dp_link_train_cr()
772 dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, in radeon_dp_link_train_ce()
[all …]
/linux/drivers/gpu/drm/xlnx/
A Dzynqmp_dp.c318 u8 train_set[ZYNQMP_DP_MAX_LANES]; member
608 u8 *train_set = dp->train_set; in zynqmp_dp_adjust_train() local
622 train_set[i] = voltage | preemphasis; in zynqmp_dp_adjust_train()
641 ret = drm_dp_dpcd_write(&dp->aux, DP_TRAINING_LANE0_SET, dp->train_set, in zynqmp_dp_update_vs_emph()
649 u8 train = dp->train_set[i]; in zynqmp_dp_update_vs_emph()
707 if (!(dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED)) in zynqmp_dp_link_train_cr()
712 if ((dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == vs) in zynqmp_dp_link_train_cr()
720 vs = dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK; in zynqmp_dp_link_train_cr()
850 memset(dp->train_set, 0, sizeof(dp->train_set)); in zynqmp_dp_train()
/linux/drivers/gpu/drm/gma500/
A Dcdv_intel_dp.c267 uint8_t train_set[4]; member
1297 intel_dp->train_set[lane] = v | p; in cdv_intel_get_adjust_train()
1386 intel_dp->train_set, in cdv_intel_dplink_set_level()
1391 intel_dp->train_set[0], intel_dp->lane_count); in cdv_intel_dplink_set_level()
1491 memset(intel_dp->train_set, 0, 4); in cdv_intel_dp_start_link_train()
1502 intel_dp->train_set[0], in cdv_intel_dp_start_link_train()
1509 cdv_intel_dp_set_vswing_premph(encoder, intel_dp->train_set[0]); in cdv_intel_dp_start_link_train()
1530 if ((intel_dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0) in cdv_intel_dp_start_link_train()
1542 voltage = intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK; in cdv_intel_dp_start_link_train()
1575 intel_dp->train_set[0], in cdv_intel_dp_complete_link_train()
[all …]

Completed in 57 milliseconds