| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | jpeg_v3_0.c | 426 return *ring->wptr_cpu_addr; in jpeg_v3_0_dec_ring_get_wptr()
443 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v3_0_dec_ring_set_wptr()
|
| A D | jpeg_v5_0_0.c | 513 return *ring->wptr_cpu_addr; in jpeg_v5_0_0_dec_ring_get_wptr()
530 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v5_0_0_dec_ring_set_wptr()
|
| A D | jpeg_v4_0.c | 588 return *ring->wptr_cpu_addr; in jpeg_v4_0_dec_ring_get_wptr()
605 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v4_0_dec_ring_set_wptr()
|
| A D | jpeg_v2_5.c | 427 return *ring->wptr_cpu_addr; in jpeg_v2_5_dec_ring_get_wptr()
444 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v2_5_dec_ring_set_wptr()
|
| A D | vcn_v2_0.c | 1387 return *ring->wptr_cpu_addr; in vcn_v2_0_dec_ring_get_wptr()
1408 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_0_dec_ring_set_wptr()
1616 return *ring->wptr_cpu_addr; in vcn_v2_0_enc_ring_get_wptr()
1621 return *ring->wptr_cpu_addr; in vcn_v2_0_enc_ring_get_wptr()
1640 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_0_enc_ring_set_wptr()
1647 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_0_enc_ring_set_wptr()
|
| A D | vcn_v2_5.c | 1597 return *ring->wptr_cpu_addr; in vcn_v2_5_dec_ring_get_wptr()
1614 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_5_dec_ring_set_wptr()
1681 return *ring->wptr_cpu_addr; in vcn_v2_5_enc_ring_get_wptr()
1686 return *ring->wptr_cpu_addr; in vcn_v2_5_enc_ring_get_wptr()
1705 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_5_enc_ring_set_wptr()
1712 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_5_enc_ring_set_wptr()
|
| A D | jpeg_v2_0.c | 408 return *ring->wptr_cpu_addr; in jpeg_v2_0_dec_ring_get_wptr()
425 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v2_0_dec_ring_set_wptr()
|
| A D | jpeg_v4_0_5.c | 600 return *ring->wptr_cpu_addr; in jpeg_v4_0_5_dec_ring_get_wptr()
617 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v4_0_5_dec_ring_set_wptr()
|
| A D | vce_v4_0.c | 86 return *ring->wptr_cpu_addr; in vce_v4_0_ring_get_wptr()
109 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vce_v4_0_ring_set_wptr()
180 *adev->vce.ring[0].wptr_cpu_addr = 0; in vce_v4_0_mmsch_start()
|
| A D | vcn_v3_0.c | 1750 return *ring->wptr_cpu_addr; in vcn_v3_0_dec_ring_get_wptr()
1776 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v3_0_dec_ring_set_wptr()
2005 return *ring->wptr_cpu_addr; in vcn_v3_0_enc_ring_get_wptr()
2010 return *ring->wptr_cpu_addr; in vcn_v3_0_enc_ring_get_wptr()
2029 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v3_0_enc_ring_set_wptr()
2036 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v3_0_enc_ring_set_wptr()
|
| A D | sdma_v3_0.c | 365 wptr = *ring->wptr_cpu_addr >> 2; in sdma_v3_0_ring_get_wptr()
385 u32 *wb = (u32 *)ring->wptr_cpu_addr; in sdma_v3_0_ring_set_wptr()
390 u32 *wb = (u32 *)ring->wptr_cpu_addr; in sdma_v3_0_ring_set_wptr()
|
| A D | amdgpu_vpe.c | 696 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in vpe_ring_get_wptr()
721 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, ring->wptr << 2); in vpe_ring_set_wptr()
|
| A D | sdma_v7_0.c | 190 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v7_0_ring_get_wptr()
222 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v7_0_ring_set_wptr()
245 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v7_0_ring_set_wptr()
|
| A D | mes_v12_0.c | 54 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in mes_v12_0_ring_set_wptr()
72 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in mes_v12_0_ring_get_wptr()
1208 *(ring->wptr_cpu_addr) = 0; in mes_v12_0_queue_init()
|
| A D | sdma_v4_0.c | 678 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v4_0_ring_get_wptr()
704 u64 *wb = (u64 *)ring->wptr_cpu_addr; in sdma_v4_0_ring_set_wptr()
747 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v4_0_page_ring_get_wptr()
769 u64 *wb = (u64 *)ring->wptr_cpu_addr; in sdma_v4_0_page_ring_set_wptr()
|
| A D | uvd_v7_0.c | 121 return *ring->wptr_cpu_addr; in uvd_v7_0_enc_ring_get_wptr()
156 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in uvd_v7_0_enc_ring_set_wptr()
762 *adev->uvd.inst[i].ring_enc[0].wptr_cpu_addr = 0; in uvd_v7_0_mmsch_start()
|
| A D | mes_v11_0.c | 71 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in mes_v11_0_ring_set_wptr()
89 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in mes_v11_0_ring_get_wptr()
1232 *(ring->wptr_cpu_addr) = 0; in mes_v11_0_queue_init()
|
| A D | sdma_v5_0.c | 350 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v5_0_ring_get_wptr()
386 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v5_0_ring_set_wptr()
413 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v5_0_ring_set_wptr()
|
| A D | amdgpu_ring.c | 296 ring->wptr_cpu_addr = in amdgpu_ring_init()
|
| A D | amdgpu_ring.h | 277 volatile u32 *wptr_cpu_addr; member
|
| A D | vcn_v5_0_0.c | 1098 return *ring->wptr_cpu_addr; in vcn_v5_0_0_unified_ring_get_wptr()
1118 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v5_0_0_unified_ring_set_wptr()
|
| A D | gfx_v12_0.c | 2944 *ring->wptr_cpu_addr = 0; in gfx_v12_0_kgq_init_queue()
3291 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, 0); in gfx_v12_0_kcq_init_queue()
4175 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in gfx_v12_0_ring_get_wptr_gfx()
4202 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, wptr_tmp); in gfx_v12_0_ring_set_wptr_gfx()
4217 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in gfx_v12_0_ring_set_wptr_gfx()
4241 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in gfx_v12_0_ring_get_wptr_compute()
4265 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, wptr_tmp); in gfx_v12_0_ring_set_wptr_compute()
4280 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in gfx_v12_0_ring_set_wptr_compute()
|
| A D | vcn_v4_0_5.c | 1371 return *ring->wptr_cpu_addr; in vcn_v4_0_5_unified_ring_get_wptr()
1391 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v4_0_5_unified_ring_set_wptr()
|
| A D | sdma_v6_0.c | 189 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v6_0_ring_get_wptr()
216 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v6_0_ring_set_wptr()
|
| A D | vcn_v4_0_3.c | 1424 return *ring->wptr_cpu_addr; in vcn_v4_0_3_unified_ring_get_wptr()
1489 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v4_0_3_unified_ring_set_wptr()
|