Home
last modified time | relevance | path

Searched refs:write_sysreg_el1 (Results 1 – 11 of 11) sorted by relevance

/linux/arch/arm64/kvm/hyp/include/hyp/
A Dsysreg-sr.h162 write_sysreg_el1(ctxt_sys_reg(ctxt, TCR_EL1), SYS_TCR); in __sysreg_restore_el1_state()
169 write_sysreg_el1((ctxt_sys_reg(ctxt, TCR_EL1) | in __sysreg_restore_el1_state()
182 write_sysreg_el1(ctxt_sys_reg(ctxt, PIR_EL1), SYS_PIR); in __sysreg_restore_el1_state()
187 write_sysreg_el1(ctxt_sys_reg(ctxt, POR_EL1), SYS_POR); in __sysreg_restore_el1_state()
189 write_sysreg_el1(ctxt_sys_reg(ctxt, ESR_EL1), SYS_ESR); in __sysreg_restore_el1_state()
192 write_sysreg_el1(ctxt_sys_reg(ctxt, FAR_EL1), SYS_FAR); in __sysreg_restore_el1_state()
193 write_sysreg_el1(ctxt_sys_reg(ctxt, MAIR_EL1), SYS_MAIR); in __sysreg_restore_el1_state()
194 write_sysreg_el1(ctxt_sys_reg(ctxt, VBAR_EL1), SYS_VBAR); in __sysreg_restore_el1_state()
221 write_sysreg_el1(ctxt_sys_reg(ctxt, TCR_EL1), SYS_TCR); in __sysreg_restore_el1_state()
225 write_sysreg_el1(ctxt_sys_reg(ctxt, ELR_EL1), SYS_ELR); in __sysreg_restore_el1_state()
[all …]
A Dswitch.h433 write_sysreg_el1(val, SYS_SCTLR); in handle_tx2_tvm()
436 write_sysreg_el1(val, SYS_TTBR0); in handle_tx2_tvm()
439 write_sysreg_el1(val, SYS_TTBR1); in handle_tx2_tvm()
442 write_sysreg_el1(val, SYS_TCR); in handle_tx2_tvm()
445 write_sysreg_el1(val, SYS_ESR); in handle_tx2_tvm()
448 write_sysreg_el1(val, SYS_FAR); in handle_tx2_tvm()
451 write_sysreg_el1(val, SYS_AFSR0); in handle_tx2_tvm()
454 write_sysreg_el1(val, SYS_AFSR1); in handle_tx2_tvm()
457 write_sysreg_el1(val, SYS_MAIR); in handle_tx2_tvm()
460 write_sysreg_el1(val, SYS_AMAIR); in handle_tx2_tvm()
[all …]
/linux/arch/arm64/kvm/hyp/nvhe/
A Ddebug-sr.c35 write_sysreg_el1(0, SYS_PMSCR); in __debug_save_spe()
51 write_sysreg_el1(pmscr_el1, SYS_PMSCR); in __debug_restore_spe()
67 write_sysreg_el1(0, SYS_TRFCR); in __debug_save_trace()
79 write_sysreg_el1(trfcr_el1, SYS_TRFCR); in __debug_restore_trace()
A Dtlb.c88 write_sysreg_el1(val, SYS_TCR); in enter_vmid_context()
95 write_sysreg_el1(val, SYS_SCTLR); in enter_vmid_context()
140 write_sysreg_el1(cxt->sctlr, SYS_SCTLR); in exit_vmid_context()
144 write_sysreg_el1(cxt->tcr, SYS_TCR); in exit_vmid_context()
A Dswitch.c77 write_sysreg_el1(ctxt_sys_reg(ctxt, SCTLR_EL1), SYS_SCTLR); in __activate_traps()
79 write_sysreg_el1(ctxt_sys_reg(ctxt, TCR_EL1), SYS_TCR); in __activate_traps()
99 write_sysreg_el1(val | TCR_EPD1_MASK | TCR_EPD0_MASK, SYS_TCR); in __deactivate_traps()
102 write_sysreg_el1(val | SCTLR_ELx_M, SYS_SCTLR); in __deactivate_traps()
A Dsys_regs.c46 write_sysreg_el1(esr, SYS_ESR); in inject_undef64()
47 write_sysreg_el1(read_sysreg_el2(SYS_ELR), SYS_ELR); in inject_undef64()
A Dhyp-main.c56 write_sysreg_el1(sve_state->zcr_el1, SYS_ZCR); in __hyp_sve_restore_host()
/linux/arch/arm64/kvm/hyp/vhe/
A Dtlb.c45 write_sysreg_el1(val, SYS_TCR); in enter_vmid_context()
48 write_sysreg_el1(val, SYS_SCTLR); in enter_vmid_context()
85 write_sysreg_el1(cxt->tcr, SYS_TCR); in exit_vmid_context()
86 write_sysreg_el1(cxt->sctlr, SYS_SCTLR); in exit_vmid_context()
/linux/arch/arm64/kvm/
A Dat.c443 write_sysreg_el1(config->ttbr0, SYS_TTBR0); in __mmu_config_restore()
444 write_sysreg_el1(config->ttbr1, SYS_TTBR1); in __mmu_config_restore()
445 write_sysreg_el1(config->tcr, SYS_TCR); in __mmu_config_restore()
446 write_sysreg_el1(config->mair, SYS_MAIR); in __mmu_config_restore()
447 write_sysreg_el1(config->sctlr, SYS_SCTLR); in __mmu_config_restore()
913 write_sysreg_el1(vcpu_read_sys_reg(vcpu, TTBR0_EL1), SYS_TTBR0); in __kvm_at_s1e01_fast()
914 write_sysreg_el1(vcpu_read_sys_reg(vcpu, TTBR1_EL1), SYS_TTBR1); in __kvm_at_s1e01_fast()
915 write_sysreg_el1(vcpu_read_sys_reg(vcpu, TCR_EL1), SYS_TCR); in __kvm_at_s1e01_fast()
916 write_sysreg_el1(vcpu_read_sys_reg(vcpu, MAIR_EL1), SYS_MAIR); in __kvm_at_s1e01_fast()
917 write_sysreg_el1(vcpu_read_sys_reg(vcpu, SCTLR_EL1), SYS_SCTLR); in __kvm_at_s1e01_fast()
/linux/arch/arm64/include/asm/
A Dkvm_hyp.h30 #define write_sysreg_el1(v,r) write_sysreg_s(v, r##_EL12) macro
64 #define write_sysreg_el1(v,r) write_sysreg_elx(v, r, _EL1, _EL12) macro
/linux/arch/arm64/kvm/hyp/
A Dexception.c52 write_sysreg_el1(val, SYS_SPSR); in __vcpu_write_spsr()

Completed in 22 milliseconds